\n
address_offset : 0x0 Bytes (0x0)
size : 0x3C byte (0x0)
mem_usage : registers
protection : not protected
Timer 1 Load Register
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Timer 1 Raw Interrupt Status Register
address_offset : 0x10 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RIS : Raw Timer Interrupt
bits : 0 - 0 (1 bit)
Timer 1 Mask Interrupt Status Register
address_offset : 0x14 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MIS : Masked Timer Interrupt
bits : 0 - 0 (1 bit)
Timer 1 Background Load Register
address_offset : 0x18 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Timer 2 Load Register
address_offset : 0x20 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Timer 2 Value Register
address_offset : 0x24 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
Timer 2 Control Register
address_offset : 0x28 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OneShotCount : Selects one-shot or wrapping counter mode.
bits : 0 - 0 (1 bit)
Enumeration:
0 : Wrapping
Wrapping counter mode
1 : OneShot
One-shot counter mode
End of enumeration elements list.
TimerSize : Selects 16-bit or 32- bit counter operation.
bits : 1 - 1 (1 bit)
Enumeration:
0 : 16-bit
16-bit counter mode
1 : 32-bit
32-bit counter mode
End of enumeration elements list.
TimerPre : Timer prescale bits.
bits : 2 - 3 (2 bit)
Enumeration:
0 : divided by 1
clock is divided by 1
1 : divided by 16
clock is divided by 16
2 : divided by 256
clock is divided by 256
End of enumeration elements list.
InterruptEnable : Interrupt Enable bit.
bits : 5 - 5 (1 bit)
Enumeration:
0 : Disable
Interrupt is disabled.
1 : Enable
Interrupt is enabled.
End of enumeration elements list.
TimerMode : Timer Mode bit.
bits : 6 - 6 (1 bit)
Enumeration:
0 : Free-Running
Free-Running timer mode.
1 : Periodic
Periodic timer mode.
End of enumeration elements list.
TimerEnable : Timer Enable Enable bit.
bits : 7 - 7 (1 bit)
Enumeration:
0 : Disable
Timer is disabled.
1 : Enable
Timer is enabled.
End of enumeration elements list.
Timer 2 Interrupt Clear Register
address_offset : 0x2C Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
INT : Interrupt
bits : 0 - 0 (1 bit)
Timer 2 Raw Interrupt Status Register
address_offset : 0x30 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RIS : Raw Timer Interrupt
bits : 0 - 0 (1 bit)
Timer 2 Mask Interrupt Status Register
address_offset : 0x34 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MIS : Masked Timer Interrupt
bits : 0 - 0 (1 bit)
Timer 2 Background Load Register
address_offset : 0x38 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Timer 1 Value Register
address_offset : 0x4 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
Timer 1 Control Register
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OneShotCount : Selects one-shot or wrapping counter mode.
bits : 0 - 0 (1 bit)
Enumeration:
0 : Wrapping
Wrapping counter mode
1 : OneShot
One-shot counter mode
End of enumeration elements list.
TimerSize : Selects 16-bit or 32- bit counter operation.
bits : 1 - 1 (1 bit)
Enumeration:
0 : 16-bit
16-bit counter mode
1 : 32-bit
32-bit counter mode
End of enumeration elements list.
TimerPre : Timer prescale bits.
bits : 2 - 3 (2 bit)
Enumeration:
0 : divided by 1
clock is divided by 1
1 : divided by 16
clock is divided by 16
2 : divided by 256
clock is divided by 256
End of enumeration elements list.
InterruptEnable : Interrupt Enable bit.
bits : 5 - 5 (1 bit)
Enumeration:
0 : Disable
Interrupt is disabled.
1 : Enable
Interrupt is enabled.
End of enumeration elements list.
TimerMode : Timer Mode bit.
bits : 6 - 6 (1 bit)
Enumeration:
0 : Free-Running
Free-Running timer mode.
1 : Periodic
Periodic timer mode.
End of enumeration elements list.
TimerEnable : Timer Enable Enable bit.
bits : 7 - 7 (1 bit)
Enumeration:
0 : Disable
Timer is disabled.
1 : Enable
Timer is enabled.
End of enumeration elements list.
Timer 1 Interrupt Clear Register
address_offset : 0xC Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
INT : Interrupt
bits : 0 - 0 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.