\n

Timer

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CTRL

VALUE

RELOAD

INTSTATUS

INTCLEAR


CTRL

Control Register
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENABLE EXTIN EXTCLK INTEN

ENABLE : Enable
bits : 0 - 0 (1 bit)

Enumeration:

0 : Disable

Timer is disabled

1 : Enable

Timer is enabled

End of enumeration elements list.

EXTIN : External Input as Enable
bits : 1 - 2 (2 bit)

Enumeration:

0 : Disable

External Input as Enable is disabled

1 : Enable

External Input as Enable is enabled

End of enumeration elements list.

EXTCLK : External Clock Enable
bits : 2 - 4 (3 bit)

Enumeration:

0 : Disable

External Clock s disabled

1 : Enable

External Clock is enabled

End of enumeration elements list.

INTEN : Interrupt Enable
bits : 3 - 6 (4 bit)

Enumeration:

0 : Disable

Interrupt is disabled

1 : Enable

Interrupt is enabled

End of enumeration elements list.


VALUE

Current Timer Counter Value
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

VALUE VALUE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

RELOAD

Counter Reload Value
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RELOAD RELOAD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

INTSTATUS

Timer Interrupt status register
address_offset : 0xC Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0

INTSTATUS INTSTATUS read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

INTCLEAR

Timer Interrupt clear register
address_offset : 0xC Bytes (0x0)
access : write-only
reset_value : 0x0
alternate_register : INTSTATUS
reset_Mask : 0x0

INTCLEAR INTCLEAR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.