\n

COMP1

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected

Registers

COMP1_SR (SR)

COMP1_CFGR2 (CFGR2)

COMP1_ICFR (ICFR)

COMP1_OR (OR)

COMP1_CFGR1 (CFGR1)


COMP1_SR (SR)

Comparator status register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

COMP1_SR COMP1_SR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 C1VAL C2VAL C1IF C2IF

C1VAL : COMP channel 1 output status bit
bits : 0 - 0 (1 bit)

C2VAL : COMP channel 2 output status bit
bits : 1 - 1 (1 bit)

C1IF : COMP channel 1 Interrupt Flag
bits : 16 - 16 (1 bit)

C2IF : COMP channel 2 Interrupt Flag
bits : 17 - 17 (1 bit)


COMP1_CFGR2 (CFGR2)

Comparator configuration register 2
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

COMP1_CFGR2 COMP1_CFGR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN BRGEN SCALEN POLARITY WINMODE ITEN HYST PWRMODE INMSEL INPSEL BLANKING LOCK

EN : COMP channel 1 enable bit
bits : 0 - 0 (1 bit)

BRGEN : Scaler bridge enable
bits : 1 - 1 (1 bit)

SCALEN : Voltage scaler enable bit
bits : 2 - 2 (1 bit)

POLARITY : COMP channel 1 polarity selection bit
bits : 3 - 3 (1 bit)

WINMODE : Window comparator mode selection bit
bits : 4 - 4 (1 bit)

ITEN : COMP channel 1 interrupt enable
bits : 6 - 6 (1 bit)

HYST : COMP channel 1 hysteresis selection bits
bits : 8 - 9 (2 bit)

PWRMODE : Power Mode of the COMP channel 1
bits : 12 - 13 (2 bit)

INMSEL : COMP channel 1 inverting input selection field
bits : 16 - 18 (3 bit)

INPSEL : COMP channel 1 non-inverting input selection bit
bits : 20 - 20 (1 bit)

BLANKING : COMP channel 1 blanking source selection bits
bits : 24 - 27 (4 bit)

LOCK : Lock bit
bits : 31 - 31 (1 bit)


COMP1_ICFR (ICFR)

Comparator interrupt clear flag register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

COMP1_ICFR COMP1_ICFR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CC1IF CC2IF

CC1IF : Clear COMP channel 1 Interrupt Flag
bits : 16 - 16 (1 bit)

CC2IF : Clear COMP channel 2 Interrupt Flag
bits : 17 - 17 (1 bit)


COMP1_OR (OR)

Comparator option register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

COMP1_OR COMP1_OR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AFOP OR

AFOP : Selection of source for alternate function of output ports
bits : 0 - 10 (11 bit)

OR : Option Register
bits : 11 - 31 (21 bit)


COMP1_CFGR1 (CFGR1)

Comparator configuration register 1
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

COMP1_CFGR1 COMP1_CFGR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN BRGEN SCALEN POLARITY ITEN HYST PWRMODE INMSEL INPSEL BLANKING LOCK

EN : COMP channel 1 enable bit
bits : 0 - 0 (1 bit)

BRGEN : Scaler bridge enable
bits : 1 - 1 (1 bit)

SCALEN : Voltage scaler enable bit
bits : 2 - 2 (1 bit)

POLARITY : COMP channel 1 polarity selection bit
bits : 3 - 3 (1 bit)

ITEN : COMP channel 1 interrupt enable
bits : 6 - 6 (1 bit)

HYST : COMP channel 1 hysteresis selection bits
bits : 8 - 9 (2 bit)

PWRMODE : Power Mode of the COMP channel 1
bits : 12 - 13 (2 bit)

INMSEL : COMP channel 1 inverting input selection field
bits : 16 - 18 (3 bit)

INPSEL : COMP channel 1 non-inverting input selection bit
bits : 20 - 20 (1 bit)

BLANKING : COMP channel 1 blanking source selection bits
bits : 24 - 27 (4 bit)

LOCK : Lock bit
bits : 31 - 31 (1 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.