\n
address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x4 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x10 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x14 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x1C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x20 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x28 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x30 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x34 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x38 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x3C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x44 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x54 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x60 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x64 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x68 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x8 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xC Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x5C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x24 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x4C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x48 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x40 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x50 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x58 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x6C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x70 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x74 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x78 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x7C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x80 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x88 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x8C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x90 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x98 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x9C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xA0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xA4 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xA8 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xAC Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xB0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x100 Bytes (0x0)
size : 0x80 byte (0x0)
mem_usage : registers
protection : not protected
Control Register 10 [BHW]
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ST : Start bit
bits : 0 - -1 (0 bit)
access : read-write
RUN : RTC count block operation bit
bits : 2 - 1 (0 bit)
access : read-only
SRST : RTC reset bit
bits : 3 - 2 (0 bit)
access : write-only
SCST : 1-second clock output stop bit
bits : 4 - 3 (0 bit)
access : read-write
SCRST : Sub second generation/1-second generation counter reset bit
bits : 5 - 4 (0 bit)
access : read-write
BUSY : Busy bit
bits : 6 - 5 (0 bit)
access : read-only
TRANS : Transfer flag bit
bits : 7 - 6 (0 bit)
access : read-only
Control Register 20 [BHW]
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CREAD : RTC setting recall control bit
bits : 0 - -1 (0 bit)
access : read-write
CWRITE : RTC setting save control bit
bits : 1 - 0 (0 bit)
access : read-write
BREAD : Back up register recall control bit
bits : 2 - 1 (0 bit)
access : read-write
BWRITE : Back up register save control bit
bits : 3 - 2 (0 bit)
access : read-write
PREAD : VBAT PORT recall control bit
bits : 4 - 3 (0 bit)
access : read-write
PWRITE : VBAT PORT save control bit
bits : 5 - 4 (0 bit)
access : read-write
Backup Register [BHW]
address_offset : 0x100 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x101 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x102 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x103 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x104 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x105 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x106 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x107 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x108 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x109 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x10A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x10B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x10C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x10D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x10E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x10F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x110 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x111 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x112 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x113 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x114 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x115 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x116 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x117 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x118 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x119 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x11A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x11B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x11C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x11D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x11E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x11F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x120 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x121 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x122 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x123 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x124 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x125 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x126 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x127 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x128 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x129 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x12A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x12B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x12C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x12D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x12E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x12F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x130 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x131 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x132 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x133 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x134 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x135 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x136 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x137 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x138 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x139 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x13A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x13B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x13C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x13D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x13E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x13F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Control Register 21 [BHW]
address_offset : 0x14 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TMST : Timer counter start bit
bits : 0 - -1 (0 bit)
access : read-write
TMEN : Timer counter control bit
bits : 1 - 0 (0 bit)
access : read-write
TMRUN : Timer counter operation bit
bits : 2 - 1 (0 bit)
access : read-only
Backup Register [BHW]
address_offset : 0x140 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x141 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x142 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x143 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x144 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x145 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x146 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x147 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x148 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x149 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x14A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x14B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x14C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x14D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x14E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x14F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x150 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x151 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x152 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x153 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x154 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x155 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x156 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x157 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x158 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x159 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x15A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x15B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x15C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x15D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x15E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x15F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x160 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x161 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x162 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x163 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x164 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x165 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x166 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x167 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x168 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x169 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x16A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x16B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x16C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x16D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x16E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x16F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x170 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x171 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x172 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x173 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x174 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x175 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x176 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x177 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x178 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x179 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x17A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x17B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x17C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x17D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x17E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Backup Register [BHW]
address_offset : 0x17F Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Second Register [BHW]
address_offset : 0x1C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
S : 1st digit of the second information
bits : 0 - 2 (3 bit)
access : read-write
TS : 2nd digit of the second information
bits : 4 - 5 (2 bit)
access : read-write
Minute Register [BHW]
address_offset : 0x20 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MI : 1st digit of the minute information
bits : 0 - 2 (3 bit)
access : read-write
TMI : 2nd digit of the minute information
bits : 4 - 5 (2 bit)
access : read-write
Hour register [BHW]
address_offset : 0x24 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
H : 1st digit of the hour information
bits : 0 - 2 (3 bit)
access : read-write
TH : 2nd digit of the hour information
bits : 4 - 4 (1 bit)
access : read-write
Day Register [BHW]
address_offset : 0x28 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
D : 1st digit of the day information
bits : 0 - 2 (3 bit)
access : read-write
TD : 2nd digit of the day information
bits : 4 - 4 (1 bit)
access : read-write
Day of the Week Register [BHW]
address_offset : 0x2C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DW : Day of the week information
bits : 0 - 1 (2 bit)
access : read-write
Month Register [BHW]
address_offset : 0x30 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MO : 1st digit of the month information
bits : 0 - 2 (3 bit)
access : read-write
TMO : 2nd digit of the month information
bits : 4 - 3 (0 bit)
access : read-write
Year Register [BHW]
address_offset : 0x34 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Y : 1st digit of the year information
bits : 0 - 2 (3 bit)
access : read-write
TY : 2nd digit of the year information
bits : 4 - 6 (3 bit)
access : read-write
Alarm Minute Register [BHW]
address_offset : 0x38 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AMI : 1st digit of the alarm-set minute information
bits : 0 - 2 (3 bit)
access : read-write
TAMI : 2nd digit of the alarm-set minute information
bits : 4 - 5 (2 bit)
access : read-write
Alarm Hour Register [BHW]
address_offset : 0x3C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AH : 1st digit of the alarm-set hour information
bits : 0 - 2 (3 bit)
access : read-write
TAH : 2nd digit of the alarm-set hour information
bits : 4 - 4 (1 bit)
access : read-write
Control Register 11 [BHW]
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MIEN : Alarm minute register enable bit
bits : 0 - -1 (0 bit)
access : read-write
HEN : Alarm hour register enable bit
bits : 1 - 0 (0 bit)
access : read-write
DEN : Alarm day register enable bit
bits : 2 - 1 (0 bit)
access : read-write
MOEN : Alarm month register enable bit
bits : 3 - 2 (0 bit)
access : read-write
YEN : Alarm year register enable bit
bits : 4 - 3 (0 bit)
access : read-write
Alarm Date Register [BHW]
address_offset : 0x40 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AD : 1st digit of the alarm-set date information
bits : 0 - 2 (3 bit)
access : read-write
TAD : 2nd digit of the alarm-set date information
bits : 4 - 4 (1 bit)
access : read-write
Alarm Month Register [BHW]
address_offset : 0x44 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AMO : 1st digit of the alarm-set month information
bits : 0 - 2 (3 bit)
access : read-write
TAMO : 2nd digit of the alarm-set month information
bits : 4 - 3 (0 bit)
access : read-write
Alarm Years Register [BHW]
address_offset : 0x48 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AY : 1st digit of the alarm-set year information
bits : 0 - 2 (3 bit)
access : read-write
TAY : 2nd digit of the alarm-set year information
bits : 4 - 6 (3 bit)
access : read-write
Timer Setting Register 0 [BHW]
address_offset : 0x4C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TM : Timer Setting Register
bits : 0 - 6 (7 bit)
access : read-write
Timer Setting Register 1 [BHW]
address_offset : 0x50 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TM : Timer Setting Register
bits : 0 - 6 (7 bit)
access : read-write
Timer Setting Register 2 [BHW]
address_offset : 0x54 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TM : Timer Setting Register
bits : 0 - 0 (1 bit)
access : read-write
Frequency Correction Value Setting Register 0 [BHW]
address_offset : 0x58 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTCAL0 : Frequency correction value setting bits 0
bits : 0 - 6 (7 bit)
access : read-write
Frequency Correction Value Setting Register 1 [BHW]
address_offset : 0x5C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTCAL1 : Frequency correction value setting bits 1
bits : 0 - 0 (1 bit)
access : read-write
Frequency Correction Enable Register [BHW]
address_offset : 0x60 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTCALEN : Frequency correction enable bit
bits : 0 - -1 (0 bit)
access : read-write
Division Ratio Setting Register [BHW]
address_offset : 0x64 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTDIV : Division ration setting bits
bits : 0 - 2 (3 bit)
access : read-write
Divider Output Enable Register [BHW]
address_offset : 0x68 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTDIVEN : Divider enable bit
bits : 0 - -1 (0 bit)
access : read-write
WTDIVRDY : Divider state bit
bits : 1 - 0 (0 bit)
access : read-only
Frequency Correction Period Setting Register [BHW]
address_offset : 0x6C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTCALPRD : Frequency correction value setting bits
bits : 0 - 4 (5 bit)
access : read-write
RTCCO Output Selection Register [BHW]
address_offset : 0x70 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTCOSEL : RTCCO output selection bit
bits : 0 - -1 (0 bit)
access : read-write
VBAT Clock Divider Register [BHW]
address_offset : 0x74 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DIV : Transfer clock set bits
bits : 0 - 6 (7 bit)
access : read-write
WT Oscillation Circuit Control Register [BHW]
address_offset : 0x78 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SOSCEX : Oscillation enable bit
bits : 0 - -1 (0 bit)
access : read-write
SOSCNTL : Cooperative operation control bit
bits : 1 - 0 (0 bit)
access : read-write
Oscillation Sustain Current Control Register [BHW]
address_offset : 0x7C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCS : Oscillation sustain current set bits
bits : 0 - 6 (7 bit)
access : read-write
Control Register 12 [BHW]
address_offset : 0x8 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTSSI : Every 0.5-second flag bit
bits : 0 - -1 (0 bit)
access : read-write
INTSI : Every second flag bit
bits : 1 - 0 (0 bit)
access : read-write
INTMI : Every minute flag bit
bits : 2 - 1 (0 bit)
access : read-write
INTHI : Every hour flag bit
bits : 3 - 2 (0 bit)
access : read-write
INTTMI : Timer underflow detection flag bit
bits : 4 - 3 (0 bit)
access : read-write
INTALI : Alarm coincidence flag bit
bits : 5 - 4 (0 bit)
access : read-write
INTERI : Time rewrite error interrupt flag bit
bits : 6 - 5 (0 bit)
access : read-write
INTCRI : Year/month/date/hour/minute/second/day of the week counter value read completion interrupt flag bit
bits : 7 - 6 (0 bit)
access : read-write
Oscillation Boost Current Control Register [BHW]
address_offset : 0x80 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCB : Oscillation boost current set bits
bits : 0 - 6 (7 bit)
access : read-write
Oscillation Boost Clock Setting Register [BHW]
address_offset : 0x88 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BOOST : Oscillation boost time set bits
bits : 0 - 0 (1 bit)
access : read-write
Wakeup Request Register [BHW]
address_offset : 0x8C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WUP0 : Wakeup request bit
bits : 0 - -1 (0 bit)
access : read-write
Power-On Circuit State and Power-On Signal Register [BHW]
address_offset : 0x90 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PON : Power-on bit
bits : 7 - 6 (0 bit)
access : read-write
Hibernation Start Register [BHW]
address_offset : 0x98 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HIBRST : Hibernation start bit
bits : 0 - -1 (0 bit)
access : read-write
Port Function Set Register [BHW]
address_offset : 0x9C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VPFR0 : Port function of P48/VREGCTL pin set bit
bits : 0 - -1 (0 bit)
access : read-write
VPFR1 : Port function of P49/VWAKEUP pin set bit
bits : 1 - 0 (0 bit)
access : read-write
VPFR2 : Port function of P47/X1A pin set bit
bits : 2 - 1 (0 bit)
access : read-write
VPFR3 : Port function of P46/X0A pin set bit
bits : 3 - 2 (0 bit)
access : read-write
SPSR : Oscillation pin function set bits
bits : 4 - 4 (1 bit)
access : read-write
Pull-up Set Register [BHW]
address_offset : 0xA0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VPCR0 : P48/VREGCTL pin pull-up set bit
bits : 0 - -1 (0 bit)
access : read-write
VPCR1 : P49/VWAKEUP pin pull-up set bit
bits : 1 - 0 (0 bit)
access : read-write
VPCR2 : P47/X1A pin pull-up set bit
bits : 2 - 1 (0 bit)
access : read-write
VPCR3 : P46/X0A pin pull-up set bit
bits : 3 - 2 (0 bit)
access : read-write
Port I/O Direction Set Register [BHW]
address_offset : 0xA4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VDDR0 : Port direction of P48/VREGCTL pin set bit
bits : 0 - -1 (0 bit)
access : read-write
VDDR1 : Port direction of P49/VWAKEUP pin set bit
bits : 1 - 0 (0 bit)
access : read-write
VDDR2 : Port direction of P47/X1A pin set bit
bits : 2 - 1 (0 bit)
access : read-write
VDDR3 : Port direction of P46/X0A pin set bit
bits : 3 - 2 (0 bit)
access : read-write
Port Input Data Register [BHW]
address_offset : 0xA8 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VDIR0 : Port input data of P48/VREGCTL pin bit
bits : 0 - -1 (0 bit)
access : read-write
VDIR1 : Port input data of P49/VWAKEUP pin bit
bits : 1 - 0 (0 bit)
access : read-write
VDIR2 : Port input data of P47/X1A pin bit
bits : 2 - 1 (0 bit)
access : read-write
VDIR3 : Port input data of P46/X0A pin bit
bits : 3 - 2 (0 bit)
access : read-write
Port Output Data Register [BHW]
address_offset : 0xAC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VDOR0 : Port output data of P48/VREGCTL pin bit
bits : 0 - -1 (0 bit)
access : read-write
VDOR1 : Port output data of P49/VWAKEUP pin bit
bits : 1 - 0 (0 bit)
access : read-write
VDOR2 : Port output data of P47/X1A pin bit
bits : 2 - 1 (0 bit)
access : read-write
VDOR3 : Port output data of P46/X0A pin bit
bits : 3 - 2 (0 bit)
access : read-write
Port Pseudo-Open Drain Set Register [BHW]
address_offset : 0xB0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VPZR0 : P48/VREGCTL pin pseudo-open drain set bit
bits : 0 - -1 (0 bit)
access : read-write
VPZR1 : P49/VWAKEUP pin pseudo-open drain set bit
bits : 1 - 0 (0 bit)
access : read-write
Control Register 13 [BHW]
address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTSSIE : Every 0.5-second interrupt enable bit
bits : 0 - -1 (0 bit)
access : read-write
INTSIE : Every second interrupt enable bit
bits : 1 - 0 (0 bit)
access : read-write
INTMIE : Every minute interrupt enable bit
bits : 2 - 1 (0 bit)
access : read-write
INTHIE : Every hour interrupt enable bit
bits : 3 - 2 (0 bit)
access : read-write
INTTMIE : Timer underflow interrupt enable bit
bits : 4 - 3 (0 bit)
access : read-write
INTALIE : Alarm coincidence interrupt enable bit
bits : 5 - 4 (0 bit)
access : read-write
INTERIE : Time rewrite error interrupt enable bit
bits : 6 - 5 (0 bit)
access : read-write
INTCRIE : Year/month/date/hour/minute/second/day of the week counter value read completion interrupt enable bit
bits : 7 - 6 (0 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.