\n
address_offset : 0x0 Bytes (0x0)
size : 0xBFFED901 byte (0x0)
mem_usage : registers
protection : not protected
ADC Common status register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
AWD1 : Analog watchdog flag of ADC 1
bits : 0 - 0 (1 bit)
EOC1 : End of conversion of ADC 1
bits : 1 - 1 (1 bit)
JEOC1 : Injected channel end of conversion of ADC 1
bits : 2 - 2 (1 bit)
JSTRT1 : Injected channel Start flag of ADC 1
bits : 3 - 3 (1 bit)
STRT1 : Regular channel Start flag of ADC 1
bits : 4 - 4 (1 bit)
OVR1 : Overrun flag of ADC 1
bits : 5 - 5 (1 bit)
ADONS1 : ADON Status of ADC
bits : 6 - 6 (1 bit)
ADC common control register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADCPRE : ADC prescaler
bits : 16 - 17 (2 bit)
TSVREFE : Temperature sensor and VREFINT enable
bits : 23 - 23 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.