\n

NVIC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

ISER0

ISER1

ISER2

ICER0

ICER1

ICER2

ISPR0

ISPR1

ISPR2

ICPR0

ICPR1

ICPR2

IABR0

IABR1

IABR2

ICTR

IP0

IP1

IP2

IP3

IP4

IP5

IP6

IP7

IP8

IP9

IP10

IP11

IP12

IP13

IP14

IP15

IP16

IP17

ACTLR

CPUID

ICSR

VTOR

AIRCR

SHP0

SHP1

SHP2

SHCSR

STIR


ISER0

ISER0
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISER0 ISER0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SETENA0 SETENA1 SETENA2 SETENA3 SETENA4 SETENA5 SETENA6 SETENA7 SETENA8 SETENA9 SETENA10 SETENA11 SETENA12 SETENA13 SETENA14 SETENA15 SETENA16 SETENA17 SETENA18 SETENA19 SETENA20 SETENA21 SETENA22 SETENA23 SETENA24 SETENA25 SETENA26 SETENA27 SETENA28 SETENA29 SETENA30 SETENA31

SETENA0 : SETENA0
bits : 0 - 0 (1 bit)
access : read-write

SETENA1 : SETENA1
bits : 1 - 2 (2 bit)
access : read-write

SETENA2 : SETENA2
bits : 2 - 4 (3 bit)
access : read-write

SETENA3 : SETENA3
bits : 3 - 6 (4 bit)
access : read-write

SETENA4 : SETENA4
bits : 4 - 8 (5 bit)
access : read-write

SETENA5 : SETENA5
bits : 5 - 10 (6 bit)
access : read-write

SETENA6 : SETENA6
bits : 6 - 12 (7 bit)
access : read-write

SETENA7 : SETENA7
bits : 7 - 14 (8 bit)
access : read-write

SETENA8 : SETENA8
bits : 8 - 16 (9 bit)
access : read-write

SETENA9 : SETENA9
bits : 9 - 18 (10 bit)
access : read-write

SETENA10 : SETENA10
bits : 10 - 20 (11 bit)
access : read-write

SETENA11 : SETENA11
bits : 11 - 22 (12 bit)
access : read-write

SETENA12 : SETENA12
bits : 12 - 24 (13 bit)
access : read-write

SETENA13 : SETENA13
bits : 13 - 26 (14 bit)
access : read-write

SETENA14 : SETENA14
bits : 14 - 28 (15 bit)
access : read-write

SETENA15 : SETENA15
bits : 15 - 30 (16 bit)
access : read-write

SETENA16 : SETENA16
bits : 16 - 32 (17 bit)
access : read-write

SETENA17 : SETENA17
bits : 17 - 34 (18 bit)
access : read-write

SETENA18 : SETENA18
bits : 18 - 36 (19 bit)
access : read-write

SETENA19 : SETENA19
bits : 19 - 38 (20 bit)
access : read-write

SETENA20 : SETENA20
bits : 20 - 40 (21 bit)
access : read-write

SETENA21 : SETENA21
bits : 21 - 42 (22 bit)
access : read-write

SETENA22 : SETENA22
bits : 22 - 44 (23 bit)
access : read-write

SETENA23 : SETENA23
bits : 23 - 46 (24 bit)
access : read-write

SETENA24 : SETENA24
bits : 24 - 48 (25 bit)
access : read-write

SETENA25 : SETENA25
bits : 25 - 50 (26 bit)
access : read-write

SETENA26 : SETENA26
bits : 26 - 52 (27 bit)
access : read-write

SETENA27 : SETENA27
bits : 27 - 54 (28 bit)
access : read-write

SETENA28 : SETENA28
bits : 28 - 56 (29 bit)
access : read-write

SETENA29 : SETENA29
bits : 29 - 58 (30 bit)
access : read-write

SETENA30 : SETENA30
bits : 30 - 60 (31 bit)
access : read-write

SETENA31 : SETENA31
bits : 31 - 62 (32 bit)
access : read-write


ISER1

ISER1
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISER1 ISER1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SETENA32 SETENA33 SETENA34 SETENA35 SETENA36 SETENA37 SETENA38 SETENA39 SETENA40 SETENA41 SETENA42 SETENA43 SETENA44 SETENA45 SETENA46 SETENA47 SETENA48 SETENA49 SETENA50 SETENA51 SETENA52 SETENA53 SETENA54 SETENA55 SETENA56 SETENA57 SETENA58 SETENA59 SETENA60 SETENA61 SETENA62 SETENA63

SETENA32 : SETENA32
bits : 0 - 0 (1 bit)
access : read-write

SETENA33 : SETENA33
bits : 1 - 2 (2 bit)
access : read-write

SETENA34 : SETENA34
bits : 2 - 4 (3 bit)
access : read-write

SETENA35 : SETENA35
bits : 3 - 6 (4 bit)
access : read-write

SETENA36 : SETENA36
bits : 4 - 8 (5 bit)
access : read-write

SETENA37 : SETENA37
bits : 5 - 10 (6 bit)
access : read-write

SETENA38 : SETENA38
bits : 6 - 12 (7 bit)
access : read-write

SETENA39 : SETENA39
bits : 7 - 14 (8 bit)
access : read-write

SETENA40 : SETENA40
bits : 8 - 16 (9 bit)
access : read-write

SETENA41 : SETENA41
bits : 9 - 18 (10 bit)
access : read-write

SETENA42 : SETENA42
bits : 10 - 20 (11 bit)
access : read-write

SETENA43 : SETENA43
bits : 11 - 22 (12 bit)
access : read-write

SETENA44 : SETENA44
bits : 12 - 24 (13 bit)
access : read-write

SETENA45 : SETENA45
bits : 13 - 26 (14 bit)
access : read-write

SETENA46 : SETENA46
bits : 14 - 28 (15 bit)
access : read-write

SETENA47 : SETENA47
bits : 15 - 30 (16 bit)
access : read-write

SETENA48 : SETENA48
bits : 16 - 32 (17 bit)
access : read-write

SETENA49 : SETENA49
bits : 17 - 34 (18 bit)
access : read-write

SETENA50 : SETENA50
bits : 18 - 36 (19 bit)
access : read-write

SETENA51 : SETENA51
bits : 19 - 38 (20 bit)
access : read-write

SETENA52 : SETENA52
bits : 20 - 40 (21 bit)
access : read-write

SETENA53 : SETENA53
bits : 21 - 42 (22 bit)
access : read-write

SETENA54 : SETENA54
bits : 22 - 44 (23 bit)
access : read-write

SETENA55 : SETENA55
bits : 23 - 46 (24 bit)
access : read-write

SETENA56 : SETENA56
bits : 24 - 48 (25 bit)
access : read-write

SETENA57 : SETENA57
bits : 25 - 50 (26 bit)
access : read-write

SETENA58 : SETENA58
bits : 26 - 52 (27 bit)
access : read-write

SETENA59 : SETENA59
bits : 27 - 54 (28 bit)
access : read-write

SETENA60 : SETENA60
bits : 28 - 56 (29 bit)
access : read-write

SETENA61 : SETENA61
bits : 29 - 58 (30 bit)
access : read-write

SETENA62 : SETENA62
bits : 30 - 60 (31 bit)
access : read-write

SETENA63 : SETENA63
bits : 31 - 62 (32 bit)
access : read-write


ISER2

ISER2
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISER2 ISER2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SETENA64 SETENA65 SETENA66 SETENA67 SETENA68

SETENA64 : SETENA64
bits : 0 - 0 (1 bit)
access : read-write

SETENA65 : SETENA65
bits : 1 - 2 (2 bit)
access : read-write

SETENA66 : SETENA66
bits : 2 - 4 (3 bit)
access : read-write

SETENA67 : SETENA67
bits : 3 - 6 (4 bit)
access : read-write

SETENA68 : SETENA68
bits : 4 - 8 (5 bit)
access : read-write


ICER0

ICER0
address_offset : 0x180 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICER0 ICER0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLRENA0 CLRENA1 CLRENA2 CLRENA3 CLRENA4 CLRENA5 CLRENA6 CLRENA7 CLRENA8 CLRENA9 CLRENA10 CLRENA11 CLRENA12 CLRENA13 CLRENA14 CLRENA15 CLRENA16 CLRENA17 CLRENA18 CLRENA19 CLRENA20 CLRENA21 CLRENA22 CLRENA23 CLRENA24 CLRENA25 CLRENA26 CLRENA27 CLRENA28 CLRENA29 CLRENA30 CLRENA31

CLRENA0 : CLRENA0
bits : 0 - 0 (1 bit)
access : read-write

CLRENA1 : CLRENA1
bits : 1 - 2 (2 bit)
access : read-write

CLRENA2 : CLRENA2
bits : 2 - 4 (3 bit)
access : read-write

CLRENA3 : CLRENA3
bits : 3 - 6 (4 bit)
access : read-write

CLRENA4 : CLRENA4
bits : 4 - 8 (5 bit)
access : read-write

CLRENA5 : CLRENA5
bits : 5 - 10 (6 bit)
access : read-write

CLRENA6 : CLRENA6
bits : 6 - 12 (7 bit)
access : read-write

CLRENA7 : CLRENA7
bits : 7 - 14 (8 bit)
access : read-write

CLRENA8 : CLRENA8
bits : 8 - 16 (9 bit)
access : read-write

CLRENA9 : CLRENA9
bits : 9 - 18 (10 bit)
access : read-write

CLRENA10 : CLRENA10
bits : 10 - 20 (11 bit)
access : read-write

CLRENA11 : CLRENA11
bits : 11 - 22 (12 bit)
access : read-write

CLRENA12 : CLRENA12
bits : 12 - 24 (13 bit)
access : read-write

CLRENA13 : CLRENA13
bits : 13 - 26 (14 bit)
access : read-write

CLRENA14 : CLRENA14
bits : 14 - 28 (15 bit)
access : read-write

CLRENA15 : CLRENA15
bits : 15 - 30 (16 bit)
access : read-write

CLRENA16 : CLRENA16
bits : 16 - 32 (17 bit)
access : read-write

CLRENA17 : CLRENA17
bits : 17 - 34 (18 bit)
access : read-write

CLRENA18 : CLRENA18
bits : 18 - 36 (19 bit)
access : read-write

CLRENA19 : CLRENA19
bits : 19 - 38 (20 bit)
access : read-write

CLRENA20 : CLRENA20
bits : 20 - 40 (21 bit)
access : read-write

CLRENA21 : CLRENA21
bits : 21 - 42 (22 bit)
access : read-write

CLRENA22 : CLRENA22
bits : 22 - 44 (23 bit)
access : read-write

CLRENA23 : CLRENA23
bits : 23 - 46 (24 bit)
access : read-write

CLRENA24 : CLRENA24
bits : 24 - 48 (25 bit)
access : read-write

CLRENA25 : CLRENA25
bits : 25 - 50 (26 bit)
access : read-write

CLRENA26 : CLRENA26
bits : 26 - 52 (27 bit)
access : read-write

CLRENA27 : CLRENA27
bits : 27 - 54 (28 bit)
access : read-write

CLRENA28 : CLRENA28
bits : 28 - 56 (29 bit)
access : read-write

CLRENA29 : CLRENA29
bits : 29 - 58 (30 bit)
access : read-write

CLRENA30 : CLRENA30
bits : 30 - 60 (31 bit)
access : read-write

CLRENA31 : CLRENA31
bits : 31 - 62 (32 bit)
access : read-write


ICER1

ICER1
address_offset : 0x184 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICER1 ICER1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLRENA32 CLRENA33 CLRENA34 CLRENA35 CLRENA36 CLRENA37 CLRENA38 CLRENA39 CLRENA40 CLRENA41 CLRENA42 CLRENA43 CLRENA44 CLRENA45 CLRENA46 CLRENA47 CLRENA48 CLRENA49 CLRENA50 CLRENA51 CLRENA52 CLRENA53 CLRENA54 CLRENA55 CLRENA56 CLRENA57 CLRENA58 CLRENA59 CLRENA60 CLRENA61 CLRENA62 CLRENA63

CLRENA32 : CLRENA32
bits : 0 - 0 (1 bit)
access : read-write

CLRENA33 : CLRENA33
bits : 1 - 2 (2 bit)
access : read-write

CLRENA34 : CLRENA34
bits : 2 - 4 (3 bit)
access : read-write

CLRENA35 : CLRENA35
bits : 3 - 6 (4 bit)
access : read-write

CLRENA36 : CLRENA36
bits : 4 - 8 (5 bit)
access : read-write

CLRENA37 : CLRENA37
bits : 5 - 10 (6 bit)
access : read-write

CLRENA38 : CLRENA38
bits : 6 - 12 (7 bit)
access : read-write

CLRENA39 : CLRENA39
bits : 7 - 14 (8 bit)
access : read-write

CLRENA40 : CLRENA40
bits : 8 - 16 (9 bit)
access : read-write

CLRENA41 : CLRENA41
bits : 9 - 18 (10 bit)
access : read-write

CLRENA42 : CLRENA42
bits : 10 - 20 (11 bit)
access : read-write

CLRENA43 : CLRENA43
bits : 11 - 22 (12 bit)
access : read-write

CLRENA44 : CLRENA44
bits : 12 - 24 (13 bit)
access : read-write

CLRENA45 : CLRENA45
bits : 13 - 26 (14 bit)
access : read-write

CLRENA46 : CLRENA46
bits : 14 - 28 (15 bit)
access : read-write

CLRENA47 : CLRENA47
bits : 15 - 30 (16 bit)
access : read-write

CLRENA48 : CLRENA48
bits : 16 - 32 (17 bit)
access : read-write

CLRENA49 : CLRENA49
bits : 17 - 34 (18 bit)
access : read-write

CLRENA50 : CLRENA50
bits : 18 - 36 (19 bit)
access : read-write

CLRENA51 : CLRENA51
bits : 19 - 38 (20 bit)
access : read-write

CLRENA52 : CLRENA52
bits : 20 - 40 (21 bit)
access : read-write

CLRENA53 : CLRENA53
bits : 21 - 42 (22 bit)
access : read-write

CLRENA54 : CLRENA54
bits : 22 - 44 (23 bit)
access : read-write

CLRENA55 : CLRENA55
bits : 23 - 46 (24 bit)
access : read-write

CLRENA56 : CLRENA56
bits : 24 - 48 (25 bit)
access : read-write

CLRENA57 : CLRENA57
bits : 25 - 50 (26 bit)
access : read-write

CLRENA58 : CLRENA58
bits : 26 - 52 (27 bit)
access : read-write

CLRENA59 : CLRENA59
bits : 27 - 54 (28 bit)
access : read-write

CLRENA60 : CLRENA60
bits : 28 - 56 (29 bit)
access : read-write

CLRENA61 : CLRENA61
bits : 29 - 58 (30 bit)
access : read-write

CLRENA62 : CLRENA62
bits : 30 - 60 (31 bit)
access : read-write

CLRENA63 : CLRENA63
bits : 31 - 62 (32 bit)
access : read-write


ICER2

ICER2
address_offset : 0x188 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICER2 ICER2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLRENA64 CLRENA65 CLRENA66 CLRENA67 CLRENA68

CLRENA64 : CLRENA64
bits : 0 - 0 (1 bit)
access : read-write

CLRENA65 : CLRENA65
bits : 1 - 2 (2 bit)
access : read-write

CLRENA66 : CLRENA66
bits : 2 - 4 (3 bit)
access : read-write

CLRENA67 : CLRENA67
bits : 3 - 6 (4 bit)
access : read-write

CLRENA68 : CLRENA68
bits : 4 - 8 (5 bit)
access : read-write


ISPR0

ISPR0
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISPR0 ISPR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SETPEND0 SETPEND1 SETPEND2 SETPEND3 SETPEND4 SETPEND5 SETPEND6 SETPEND7 SETPEND8 SETPEND9 SETPEND10 SETPEND11 SETPEND12 SETPEND13 SETPEND14 SETPEND15 SETPEND16 SETPEND17 SETPEND18 SETPEND19 SETPEND20 SETPEND21 SETPEND22 SETPEND23 SETPEND24 SETPEND25 SETPEND26 SETPEND27 SETPEND28 SETPEND29 SETPEND30 SETPEND31

SETPEND0 : SETPEND0
bits : 0 - 0 (1 bit)
access : read-write

SETPEND1 : SETPEND1
bits : 1 - 2 (2 bit)
access : read-write

SETPEND2 : SETPEND2
bits : 2 - 4 (3 bit)
access : read-write

SETPEND3 : SETPEND3
bits : 3 - 6 (4 bit)
access : read-write

SETPEND4 : SETPEND4
bits : 4 - 8 (5 bit)
access : read-write

SETPEND5 : SETPEND5
bits : 5 - 10 (6 bit)
access : read-write

SETPEND6 : SETPEND6
bits : 6 - 12 (7 bit)
access : read-write

SETPEND7 : SETPEND7
bits : 7 - 14 (8 bit)
access : read-write

SETPEND8 : SETPEND8
bits : 8 - 16 (9 bit)
access : read-write

SETPEND9 : SETPEND9
bits : 9 - 18 (10 bit)
access : read-write

SETPEND10 : SETPEND10
bits : 10 - 20 (11 bit)
access : read-write

SETPEND11 : SETPEND11
bits : 11 - 22 (12 bit)
access : read-write

SETPEND12 : SETPEND12
bits : 12 - 24 (13 bit)
access : read-write

SETPEND13 : SETPEND13
bits : 13 - 26 (14 bit)
access : read-write

SETPEND14 : SETPEND14
bits : 14 - 28 (15 bit)
access : read-write

SETPEND15 : SETPEND15
bits : 15 - 30 (16 bit)
access : read-write

SETPEND16 : SETPEND16
bits : 16 - 32 (17 bit)
access : read-write

SETPEND17 : SETPEND17
bits : 17 - 34 (18 bit)
access : read-write

SETPEND18 : SETPEND18
bits : 18 - 36 (19 bit)
access : read-write

SETPEND19 : SETPEND19
bits : 19 - 38 (20 bit)
access : read-write

SETPEND20 : SETPEND20
bits : 20 - 40 (21 bit)
access : read-write

SETPEND21 : SETPEND21
bits : 21 - 42 (22 bit)
access : read-write

SETPEND22 : SETPEND22
bits : 22 - 44 (23 bit)
access : read-write

SETPEND23 : SETPEND23
bits : 23 - 46 (24 bit)
access : read-write

SETPEND24 : SETPEND24
bits : 24 - 48 (25 bit)
access : read-write

SETPEND25 : SETPEND25
bits : 25 - 50 (26 bit)
access : read-write

SETPEND26 : SETPEND26
bits : 26 - 52 (27 bit)
access : read-write

SETPEND27 : SETPEND27
bits : 27 - 54 (28 bit)
access : read-write

SETPEND28 : SETPEND28
bits : 28 - 56 (29 bit)
access : read-write

SETPEND29 : SETPEND29
bits : 29 - 58 (30 bit)
access : read-write

SETPEND30 : SETPEND30
bits : 30 - 60 (31 bit)
access : read-write

SETPEND31 : SETPEND31
bits : 31 - 62 (32 bit)
access : read-write


ISPR1

ISPR1
address_offset : 0x204 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISPR1 ISPR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SETPEND32 SETPEND33 SETPEND34 SETPEND35 SETPEND36 SETPEND37 SETPEND38 SETPEND39 SETPEND40 SETPEND41 SETPEND42 SETPEND43 SETPEND44 SETPEND45 SETPEND46 SETPEND47 SETPEND48 SETPEND49 SETPEND50 SETPEND51 SETPEND52 SETPEND53 SETPEND54 SETPEND55 SETPEND56 SETPEND57 SETPEND58 SETPEND59 SETPEND60 SETPEND61 SETPEND62 SETPEND63

SETPEND32 : SETPEND32
bits : 0 - 0 (1 bit)
access : read-write

SETPEND33 : SETPEND33
bits : 1 - 2 (2 bit)
access : read-write

SETPEND34 : SETPEND34
bits : 2 - 4 (3 bit)
access : read-write

SETPEND35 : SETPEND35
bits : 3 - 6 (4 bit)
access : read-write

SETPEND36 : SETPEND36
bits : 4 - 8 (5 bit)
access : read-write

SETPEND37 : SETPEND37
bits : 5 - 10 (6 bit)
access : read-write

SETPEND38 : SETPEND38
bits : 6 - 12 (7 bit)
access : read-write

SETPEND39 : SETPEND39
bits : 7 - 14 (8 bit)
access : read-write

SETPEND40 : SETPEND40
bits : 8 - 16 (9 bit)
access : read-write

SETPEND41 : SETPEND41
bits : 9 - 18 (10 bit)
access : read-write

SETPEND42 : SETPEND42
bits : 10 - 20 (11 bit)
access : read-write

SETPEND43 : SETPEND43
bits : 11 - 22 (12 bit)
access : read-write

SETPEND44 : SETPEND44
bits : 12 - 24 (13 bit)
access : read-write

SETPEND45 : SETPEND45
bits : 13 - 26 (14 bit)
access : read-write

SETPEND46 : SETPEND46
bits : 14 - 28 (15 bit)
access : read-write

SETPEND47 : SETPEND47
bits : 15 - 30 (16 bit)
access : read-write

SETPEND48 : SETPEND48
bits : 16 - 32 (17 bit)
access : read-write

SETPEND49 : SETPEND49
bits : 17 - 34 (18 bit)
access : read-write

SETPEND50 : SETPEND50
bits : 18 - 36 (19 bit)
access : read-write

SETPEND51 : SETPEND51
bits : 19 - 38 (20 bit)
access : read-write

SETPEND52 : SETPEND52
bits : 20 - 40 (21 bit)
access : read-write

SETPEND53 : SETPEND53
bits : 21 - 42 (22 bit)
access : read-write

SETPEND54 : SETPEND54
bits : 22 - 44 (23 bit)
access : read-write

SETPEND55 : SETPEND55
bits : 23 - 46 (24 bit)
access : read-write

SETPEND56 : SETPEND56
bits : 24 - 48 (25 bit)
access : read-write

SETPEND57 : SETPEND57
bits : 25 - 50 (26 bit)
access : read-write

SETPEND58 : SETPEND58
bits : 26 - 52 (27 bit)
access : read-write

SETPEND59 : SETPEND59
bits : 27 - 54 (28 bit)
access : read-write

SETPEND60 : SETPEND60
bits : 28 - 56 (29 bit)
access : read-write

SETPEND61 : SETPEND61
bits : 29 - 58 (30 bit)
access : read-write

SETPEND62 : SETPEND62
bits : 30 - 60 (31 bit)
access : read-write

SETPEND63 : SETPEND63
bits : 31 - 62 (32 bit)
access : read-write


ISPR2

ISPR2
address_offset : 0x208 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISPR2 ISPR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SETPEND64 SETPEND65 SETPEND66 SETPEND67 SETPEND68

SETPEND64 : SETPEND64
bits : 0 - 0 (1 bit)
access : read-write

SETPEND65 : SETPEND65
bits : 1 - 2 (2 bit)
access : read-write

SETPEND66 : SETPEND66
bits : 2 - 4 (3 bit)
access : read-write

SETPEND67 : SETPEND67
bits : 3 - 6 (4 bit)
access : read-write

SETPEND68 : SETPEND68
bits : 4 - 8 (5 bit)
access : read-write


ICPR0

ICPR0
address_offset : 0x280 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICPR0 ICPR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLRPEND0 CLRPEND1 CLRPEND2 CLRPEND3 CLRPEND4 CLRPEND5 CLRPEND6 CLRPEND7 CLRPEND8 CLRPEND9 CLRPEND10 CLRPEND11 CLRPEND12 CLRPEND13 CLRPEND14 CLRPEND15 CLRPEND16 CLRPEND17 CLRPEND18 CLRPEND19 CLRPEND20 CLRPEND21 CLRPEND22 CLRPEND23 CLRPEND24 CLRPEND25 CLRPEND26 CLRPEND27 CLRPEND28 CLRPEND29 CLRPEND30 CLRPEND31

CLRPEND0 : CLRPEND0
bits : 0 - 0 (1 bit)
access : read-write

CLRPEND1 : CLRPEND1
bits : 1 - 2 (2 bit)
access : read-write

CLRPEND2 : CLRPEND2
bits : 2 - 4 (3 bit)
access : read-write

CLRPEND3 : CLRPEND3
bits : 3 - 6 (4 bit)
access : read-write

CLRPEND4 : CLRPEND4
bits : 4 - 8 (5 bit)
access : read-write

CLRPEND5 : CLRPEND5
bits : 5 - 10 (6 bit)
access : read-write

CLRPEND6 : CLRPEND6
bits : 6 - 12 (7 bit)
access : read-write

CLRPEND7 : CLRPEND7
bits : 7 - 14 (8 bit)
access : read-write

CLRPEND8 : CLRPEND8
bits : 8 - 16 (9 bit)
access : read-write

CLRPEND9 : CLRPEND9
bits : 9 - 18 (10 bit)
access : read-write

CLRPEND10 : CLRPEND10
bits : 10 - 20 (11 bit)
access : read-write

CLRPEND11 : CLRPEND11
bits : 11 - 22 (12 bit)
access : read-write

CLRPEND12 : CLRPEND12
bits : 12 - 24 (13 bit)
access : read-write

CLRPEND13 : CLRPEND13
bits : 13 - 26 (14 bit)
access : read-write

CLRPEND14 : CLRPEND14
bits : 14 - 28 (15 bit)
access : read-write

CLRPEND15 : CLRPEND15
bits : 15 - 30 (16 bit)
access : read-write

CLRPEND16 : CLRPEND16
bits : 16 - 32 (17 bit)
access : read-write

CLRPEND17 : CLRPEND17
bits : 17 - 34 (18 bit)
access : read-write

CLRPEND18 : CLRPEND18
bits : 18 - 36 (19 bit)
access : read-write

CLRPEND19 : CLRPEND19
bits : 19 - 38 (20 bit)
access : read-write

CLRPEND20 : CLRPEND20
bits : 20 - 40 (21 bit)
access : read-write

CLRPEND21 : CLRPEND21
bits : 21 - 42 (22 bit)
access : read-write

CLRPEND22 : CLRPEND22
bits : 22 - 44 (23 bit)
access : read-write

CLRPEND23 : CLRPEND23
bits : 23 - 46 (24 bit)
access : read-write

CLRPEND24 : CLRPEND24
bits : 24 - 48 (25 bit)
access : read-write

CLRPEND25 : CLRPEND25
bits : 25 - 50 (26 bit)
access : read-write

CLRPEND26 : CLRPEND26
bits : 26 - 52 (27 bit)
access : read-write

CLRPEND27 : CLRPEND27
bits : 27 - 54 (28 bit)
access : read-write

CLRPEND28 : CLRPEND28
bits : 28 - 56 (29 bit)
access : read-write

CLRPEND29 : CLRPEND29
bits : 29 - 58 (30 bit)
access : read-write

CLRPEND30 : CLRPEND30
bits : 30 - 60 (31 bit)
access : read-write

CLRPEND31 : CLRPEND31
bits : 31 - 62 (32 bit)
access : read-write


ICPR1

ICPR1
address_offset : 0x284 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICPR1 ICPR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLRPEND32 CLRPEND33 CLRPEND34 CLRPEND35 CLRPEND36 CLRPEND37 CLRPEND38 CLRPEND39 CLRPEND40 CLRPEND41 CLRPEND42 CLRPEND43 CLRPEND44 CLRPEND45 CLRPEND46 CLRPEND47 CLRPEND48 CLRPEND49 CLRPEND50 CLRPEND51 CLRPEND52 CLRPEND53 CLRPEND54 CLRPEND55 CLRPEND56 CLRPEND57 CLRPEND58 CLRPEND59 CLRPEND60 CLRPEND61 CLRPEND62 CLRPEND63

CLRPEND32 : CLRPEND32
bits : 0 - 0 (1 bit)
access : read-write

CLRPEND33 : CLRPEND33
bits : 1 - 2 (2 bit)
access : read-write

CLRPEND34 : CLRPEND34
bits : 2 - 4 (3 bit)
access : read-write

CLRPEND35 : CLRPEND35
bits : 3 - 6 (4 bit)
access : read-write

CLRPEND36 : CLRPEND36
bits : 4 - 8 (5 bit)
access : read-write

CLRPEND37 : CLRPEND37
bits : 5 - 10 (6 bit)
access : read-write

CLRPEND38 : CLRPEND38
bits : 6 - 12 (7 bit)
access : read-write

CLRPEND39 : CLRPEND39
bits : 7 - 14 (8 bit)
access : read-write

CLRPEND40 : CLRPEND40
bits : 8 - 16 (9 bit)
access : read-write

CLRPEND41 : CLRPEND41
bits : 9 - 18 (10 bit)
access : read-write

CLRPEND42 : CLRPEND42
bits : 10 - 20 (11 bit)
access : read-write

CLRPEND43 : CLRPEND43
bits : 11 - 22 (12 bit)
access : read-write

CLRPEND44 : CLRPEND44
bits : 12 - 24 (13 bit)
access : read-write

CLRPEND45 : CLRPEND45
bits : 13 - 26 (14 bit)
access : read-write

CLRPEND46 : CLRPEND46
bits : 14 - 28 (15 bit)
access : read-write

CLRPEND47 : CLRPEND47
bits : 15 - 30 (16 bit)
access : read-write

CLRPEND48 : CLRPEND48
bits : 16 - 32 (17 bit)
access : read-write

CLRPEND49 : CLRPEND49
bits : 17 - 34 (18 bit)
access : read-write

CLRPEND50 : CLRPEND50
bits : 18 - 36 (19 bit)
access : read-write

CLRPEND51 : CLRPEND51
bits : 19 - 38 (20 bit)
access : read-write

CLRPEND52 : CLRPEND52
bits : 20 - 40 (21 bit)
access : read-write

CLRPEND53 : CLRPEND53
bits : 21 - 42 (22 bit)
access : read-write

CLRPEND54 : CLRPEND54
bits : 22 - 44 (23 bit)
access : read-write

CLRPEND55 : CLRPEND55
bits : 23 - 46 (24 bit)
access : read-write

CLRPEND56 : CLRPEND56
bits : 24 - 48 (25 bit)
access : read-write

CLRPEND57 : CLRPEND57
bits : 25 - 50 (26 bit)
access : read-write

CLRPEND58 : CLRPEND58
bits : 26 - 52 (27 bit)
access : read-write

CLRPEND59 : CLRPEND59
bits : 27 - 54 (28 bit)
access : read-write

CLRPEND60 : CLRPEND60
bits : 28 - 56 (29 bit)
access : read-write

CLRPEND61 : CLRPEND61
bits : 29 - 58 (30 bit)
access : read-write

CLRPEND62 : CLRPEND62
bits : 30 - 60 (31 bit)
access : read-write

CLRPEND63 : CLRPEND63
bits : 31 - 62 (32 bit)
access : read-write


ICPR2

ICPR2
address_offset : 0x288 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICPR2 ICPR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLRPEND64 CLRPEND65 CLRPEND66 CLRPEND67 CLRPEND68

CLRPEND64 : CLRPEND64
bits : 0 - 0 (1 bit)
access : read-write

CLRPEND65 : CLRPEND65
bits : 1 - 2 (2 bit)
access : read-write

CLRPEND66 : CLRPEND66
bits : 2 - 4 (3 bit)
access : read-write

CLRPEND67 : CLRPEND67
bits : 3 - 6 (4 bit)
access : read-write

CLRPEND68 : CLRPEND68
bits : 4 - 8 (5 bit)
access : read-write


IABR0

IABR0
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IABR0 IABR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ACTIVE0 ACTIVE1 ACTIVE2 ACTIVE3 ACTIVE4 ACTIVE5 ACTIVE6 ACTIVE7 ACTIVE8 ACTIVE9 ACTIVE10 ACTIVE11 ACTIVE12 ACTIVE13 ACTIVE14 ACTIVE15 ACTIVE16 ACTIVE17 ACTIVE18 ACTIVE19 ACTIVE20 ACTIVE21 ACTIVE22 ACTIVE23 ACTIVE24 ACTIVE25 ACTIVE26 ACTIVE27 ACTIVE28 ACTIVE29 ACTIVE30 ACTIVE31

ACTIVE0 : ACTIVE0
bits : 0 - 0 (1 bit)
access : read-write

ACTIVE1 : ACTIVE1
bits : 1 - 2 (2 bit)
access : read-write

ACTIVE2 : ACTIVE2
bits : 2 - 4 (3 bit)
access : read-write

ACTIVE3 : ACTIVE3
bits : 3 - 6 (4 bit)
access : read-write

ACTIVE4 : ACTIVE4
bits : 4 - 8 (5 bit)
access : read-write

ACTIVE5 : ACTIVE5
bits : 5 - 10 (6 bit)
access : read-write

ACTIVE6 : ACTIVE6
bits : 6 - 12 (7 bit)
access : read-write

ACTIVE7 : ACTIVE7
bits : 7 - 14 (8 bit)
access : read-write

ACTIVE8 : ACTIVE8
bits : 8 - 16 (9 bit)
access : read-write

ACTIVE9 : ACTIVE9
bits : 9 - 18 (10 bit)
access : read-write

ACTIVE10 : ACTIVE10
bits : 10 - 20 (11 bit)
access : read-write

ACTIVE11 : ACTIVE11
bits : 11 - 22 (12 bit)
access : read-write

ACTIVE12 : ACTIVE12
bits : 12 - 24 (13 bit)
access : read-write

ACTIVE13 : ACTIVE13
bits : 13 - 26 (14 bit)
access : read-write

ACTIVE14 : ACTIVE14
bits : 14 - 28 (15 bit)
access : read-write

ACTIVE15 : ACTIVE15
bits : 15 - 30 (16 bit)
access : read-write

ACTIVE16 : ACTIVE16
bits : 16 - 32 (17 bit)
access : read-write

ACTIVE17 : ACTIVE17
bits : 17 - 34 (18 bit)
access : read-write

ACTIVE18 : ACTIVE18
bits : 18 - 36 (19 bit)
access : read-write

ACTIVE19 : ACTIVE19
bits : 19 - 38 (20 bit)
access : read-write

ACTIVE20 : ACTIVE20
bits : 20 - 40 (21 bit)
access : read-write

ACTIVE21 : ACTIVE21
bits : 21 - 42 (22 bit)
access : read-write

ACTIVE22 : ACTIVE22
bits : 22 - 44 (23 bit)
access : read-write

ACTIVE23 : ACTIVE23
bits : 23 - 46 (24 bit)
access : read-write

ACTIVE24 : ACTIVE24
bits : 24 - 48 (25 bit)
access : read-write

ACTIVE25 : ACTIVE25
bits : 25 - 50 (26 bit)
access : read-write

ACTIVE26 : ACTIVE26
bits : 26 - 52 (27 bit)
access : read-write

ACTIVE27 : ACTIVE27
bits : 27 - 54 (28 bit)
access : read-write

ACTIVE28 : ACTIVE28
bits : 28 - 56 (29 bit)
access : read-write

ACTIVE29 : ACTIVE29
bits : 29 - 58 (30 bit)
access : read-write

ACTIVE30 : ACTIVE30
bits : 30 - 60 (31 bit)
access : read-write

ACTIVE31 : ACTIVE31
bits : 31 - 62 (32 bit)
access : read-write


IABR1

IABR1
address_offset : 0x304 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IABR1 IABR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ACTIVE32 ACTIVE33 ACTIVE34 ACTIVE35 ACTIVE36 ACTIVE37 ACTIVE38 ACTIVE39 ACTIVE40 ACTIVE41 ACTIVE42 ACTIVE43 ACTIVE44 ACTIVE45 ACTIVE46 ACTIVE47 ACTIVE48 ACTIVE49 ACTIVE50 ACTIVE51 ACTIVE52 ACTIVE53 ACTIVE54 ACTIVE55 ACTIVE56 ACTIVE57 ACTIVE58 ACTIVE59 ACTIVE60 ACTIVE61 ACTIVE62 ACTIVE63

ACTIVE32 : ACTIVE32
bits : 0 - 0 (1 bit)
access : read-write

ACTIVE33 : ACTIVE33
bits : 1 - 2 (2 bit)
access : read-write

ACTIVE34 : ACTIVE34
bits : 2 - 4 (3 bit)
access : read-write

ACTIVE35 : ACTIVE35
bits : 3 - 6 (4 bit)
access : read-write

ACTIVE36 : ACTIVE36
bits : 4 - 8 (5 bit)
access : read-write

ACTIVE37 : ACTIVE37
bits : 5 - 10 (6 bit)
access : read-write

ACTIVE38 : ACTIVE38
bits : 6 - 12 (7 bit)
access : read-write

ACTIVE39 : ACTIVE39
bits : 7 - 14 (8 bit)
access : read-write

ACTIVE40 : ACTIVE40
bits : 8 - 16 (9 bit)
access : read-write

ACTIVE41 : ACTIVE41
bits : 9 - 18 (10 bit)
access : read-write

ACTIVE42 : ACTIVE42
bits : 10 - 20 (11 bit)
access : read-write

ACTIVE43 : ACTIVE43
bits : 11 - 22 (12 bit)
access : read-write

ACTIVE44 : ACTIVE44
bits : 12 - 24 (13 bit)
access : read-write

ACTIVE45 : ACTIVE45
bits : 13 - 26 (14 bit)
access : read-write

ACTIVE46 : ACTIVE46
bits : 14 - 28 (15 bit)
access : read-write

ACTIVE47 : ACTIVE47
bits : 15 - 30 (16 bit)
access : read-write

ACTIVE48 : ACTIVE48
bits : 16 - 32 (17 bit)
access : read-write

ACTIVE49 : ACTIVE49
bits : 17 - 34 (18 bit)
access : read-write

ACTIVE50 : ACTIVE50
bits : 18 - 36 (19 bit)
access : read-write

ACTIVE51 : ACTIVE51
bits : 19 - 38 (20 bit)
access : read-write

ACTIVE52 : ACTIVE52
bits : 20 - 40 (21 bit)
access : read-write

ACTIVE53 : ACTIVE53
bits : 21 - 42 (22 bit)
access : read-write

ACTIVE54 : ACTIVE54
bits : 22 - 44 (23 bit)
access : read-write

ACTIVE55 : ACTIVE55
bits : 23 - 46 (24 bit)
access : read-write

ACTIVE56 : ACTIVE56
bits : 24 - 48 (25 bit)
access : read-write

ACTIVE57 : ACTIVE57
bits : 25 - 50 (26 bit)
access : read-write

ACTIVE58 : ACTIVE58
bits : 26 - 52 (27 bit)
access : read-write

ACTIVE59 : ACTIVE59
bits : 27 - 54 (28 bit)
access : read-write

ACTIVE60 : ACTIVE60
bits : 28 - 56 (29 bit)
access : read-write

ACTIVE61 : ACTIVE61
bits : 29 - 58 (30 bit)
access : read-write

ACTIVE62 : ACTIVE62
bits : 30 - 60 (31 bit)
access : read-write

ACTIVE63 : ACTIVE63
bits : 31 - 62 (32 bit)
access : read-write


IABR2

IABR2
address_offset : 0x308 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IABR2 IABR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ACTIVE64 ACTIVE65 ACTIVE66 ACTIVE67 ACTIVE68

ACTIVE64 : ACTIVE64
bits : 0 - 0 (1 bit)
access : read-write

ACTIVE65 : ACTIVE65
bits : 1 - 2 (2 bit)
access : read-write

ACTIVE66 : ACTIVE66
bits : 2 - 4 (3 bit)
access : read-write

ACTIVE67 : ACTIVE67
bits : 3 - 6 (4 bit)
access : read-write

ACTIVE68 : ACTIVE68
bits : 4 - 8 (5 bit)
access : read-write


ICTR

ICTR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICTR ICTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INTLINESNUM

INTLINESNUM : INTLINESNUM
bits : 0 - 4 (5 bit)
access : read-write


IP0

IP0
address_offset : 0x400 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP0 IP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_0 PRI_1 PRI_2 PRI_3

PRI_0 : PRI_0
bits : 0 - 7 (8 bit)
access : read-write

PRI_1 : PRI_1
bits : 8 - 23 (16 bit)
access : read-write

PRI_2 : PRI_2
bits : 16 - 39 (24 bit)
access : read-write

PRI_3 : PRI_3
bits : 24 - 55 (32 bit)
access : read-write


IP1

IP1
address_offset : 0x404 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP1 IP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_4 PRI_5 PRI_6 PRI_7

PRI_4 : PRI_4
bits : 0 - 7 (8 bit)
access : read-write

PRI_5 : PRI_5
bits : 8 - 23 (16 bit)
access : read-write

PRI_6 : PRI_6
bits : 16 - 39 (24 bit)
access : read-write

PRI_7 : PRI_7
bits : 24 - 55 (32 bit)
access : read-write


IP2

IP2
address_offset : 0x408 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP2 IP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_8 PRI_9 PRI_10 PRI_11

PRI_8 : PRI_8
bits : 0 - 7 (8 bit)
access : read-write

PRI_9 : PRI_9
bits : 8 - 23 (16 bit)
access : read-write

PRI_10 : PRI_10
bits : 16 - 39 (24 bit)
access : read-write

PRI_11 : PRI_11
bits : 24 - 55 (32 bit)
access : read-write


IP3

IP3
address_offset : 0x40C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP3 IP3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_12 PRI_13 PRI_14 PRI_15

PRI_12 : PRI_12
bits : 0 - 7 (8 bit)
access : read-write

PRI_13 : PRI_13
bits : 8 - 23 (16 bit)
access : read-write

PRI_14 : PRI_14
bits : 16 - 39 (24 bit)
access : read-write

PRI_15 : PRI_15
bits : 24 - 55 (32 bit)
access : read-write


IP4

IP4
address_offset : 0x410 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP4 IP4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_16 PRI_17 PRI_18 PRI_19

PRI_16 : PRI_16
bits : 0 - 7 (8 bit)
access : read-write

PRI_17 : PRI_17
bits : 8 - 23 (16 bit)
access : read-write

PRI_18 : PRI_18
bits : 16 - 39 (24 bit)
access : read-write

PRI_19 : PRI_19
bits : 24 - 55 (32 bit)
access : read-write


IP5

IP5
address_offset : 0x414 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP5 IP5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_20 PRI_21 PRI_22 PRI_23

PRI_20 : PRI_20
bits : 0 - 7 (8 bit)
access : read-write

PRI_21 : PRI_21
bits : 8 - 23 (16 bit)
access : read-write

PRI_22 : PRI_22
bits : 16 - 39 (24 bit)
access : read-write

PRI_23 : PRI_23
bits : 24 - 55 (32 bit)
access : read-write


IP6

IP6
address_offset : 0x418 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP6 IP6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_24 PRI_25 PRI_26 PRI_27

PRI_24 : PRI_24
bits : 0 - 7 (8 bit)
access : read-write

PRI_25 : PRI_25
bits : 8 - 23 (16 bit)
access : read-write

PRI_26 : PRI_26
bits : 16 - 39 (24 bit)
access : read-write

PRI_27 : PRI_27
bits : 24 - 55 (32 bit)
access : read-write


IP7

IP7
address_offset : 0x41C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP7 IP7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_28 PRI_29 PRI_30 PRI_31

PRI_28 : PRI_28
bits : 0 - 7 (8 bit)
access : read-write

PRI_29 : PRI_29
bits : 8 - 23 (16 bit)
access : read-write

PRI_30 : PRI_30
bits : 16 - 39 (24 bit)
access : read-write

PRI_31 : PRI_31
bits : 24 - 55 (32 bit)
access : read-write


IP8

IP8
address_offset : 0x420 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP8 IP8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_32 PRI_33 PRI_34 PRI_35

PRI_32 : PRI_32
bits : 0 - 7 (8 bit)
access : read-write

PRI_33 : PRI_33
bits : 8 - 23 (16 bit)
access : read-write

PRI_34 : PRI_34
bits : 16 - 39 (24 bit)
access : read-write

PRI_35 : PRI_35
bits : 24 - 55 (32 bit)
access : read-write


IP9

IP9
address_offset : 0x424 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP9 IP9 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_36 PRI_37 PRI_38 PRI_39

PRI_36 : PRI_36
bits : 0 - 7 (8 bit)
access : read-write

PRI_37 : PRI_37
bits : 8 - 23 (16 bit)
access : read-write

PRI_38 : PRI_38
bits : 16 - 39 (24 bit)
access : read-write

PRI_39 : PRI_39
bits : 24 - 55 (32 bit)
access : read-write


IP10

IP10
address_offset : 0x428 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP10 IP10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_40 PRI_41 PRI_42 PRI_43

PRI_40 : PRI_40
bits : 0 - 7 (8 bit)
access : read-write

PRI_41 : PRI_41
bits : 8 - 23 (16 bit)
access : read-write

PRI_42 : PRI_42
bits : 16 - 39 (24 bit)
access : read-write

PRI_43 : PRI_43
bits : 24 - 55 (32 bit)
access : read-write


IP11

IP11
address_offset : 0x42C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP11 IP11 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_44 PRI_45 PRI_46 PRI_47

PRI_44 : PRI_44
bits : 0 - 7 (8 bit)
access : read-write

PRI_45 : PRI_45
bits : 8 - 23 (16 bit)
access : read-write

PRI_46 : PRI_46
bits : 16 - 39 (24 bit)
access : read-write

PRI_47 : PRI_47
bits : 24 - 55 (32 bit)
access : read-write


IP12

IP12
address_offset : 0x430 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP12 IP12 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_48 PRI_49 PRI_50 PRI_51

PRI_48 : PRI_48
bits : 0 - 7 (8 bit)
access : read-write

PRI_49 : PRI_49
bits : 8 - 23 (16 bit)
access : read-write

PRI_50 : PRI_50
bits : 16 - 39 (24 bit)
access : read-write

PRI_51 : PRI_51
bits : 24 - 55 (32 bit)
access : read-write


IP13

IP13
address_offset : 0x434 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP13 IP13 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_52 PRI_53 PRI_54 PRI_55

PRI_52 : PRI_52
bits : 0 - 7 (8 bit)
access : read-write

PRI_53 : PRI_53
bits : 8 - 23 (16 bit)
access : read-write

PRI_54 : PRI_54
bits : 16 - 39 (24 bit)
access : read-write

PRI_55 : PRI_55
bits : 24 - 55 (32 bit)
access : read-write


IP14

IP14
address_offset : 0x438 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP14 IP14 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_56 PRI_57 PRI_58 PRI_59

PRI_56 : PRI_56
bits : 0 - 7 (8 bit)
access : read-write

PRI_57 : PRI_57
bits : 8 - 23 (16 bit)
access : read-write

PRI_58 : PRI_58
bits : 16 - 39 (24 bit)
access : read-write

PRI_59 : PRI_59
bits : 24 - 55 (32 bit)
access : read-write


IP15

IP15
address_offset : 0x43C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP15 IP15 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_60 PRI_61 PRI_62 PRI_63

PRI_60 : PRI_60
bits : 0 - 7 (8 bit)
access : read-write

PRI_61 : PRI_61
bits : 8 - 23 (16 bit)
access : read-write

PRI_62 : PRI_62
bits : 16 - 39 (24 bit)
access : read-write

PRI_63 : PRI_63
bits : 24 - 55 (32 bit)
access : read-write


IP16

IP16
address_offset : 0x440 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP16 IP16 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_64 PRI_65 PRI_66 PRI_67

PRI_64 : PRI_64
bits : 0 - 7 (8 bit)
access : read-write

PRI_65 : PRI_65
bits : 8 - 23 (16 bit)
access : read-write

PRI_66 : PRI_66
bits : 16 - 39 (24 bit)
access : read-write

PRI_67 : PRI_67
bits : 24 - 55 (32 bit)
access : read-write


IP17

IP17
address_offset : 0x444 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IP17 IP17 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_68

PRI_68 : PRI_68
bits : 0 - 7 (8 bit)
access : read-write


ACTLR

ACTLR
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ACTLR ACTLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DISMCYCINT DISDEFWBUF DISFOLD

DISMCYCINT : DISMCYCINT
bits : 0 - 0 (1 bit)
access : read-write

DISDEFWBUF : DISDEFWBUF
bits : 1 - 2 (2 bit)
access : read-write

DISFOLD : DISFOLD
bits : 2 - 4 (3 bit)
access : read-write


CPUID

CPUID
address_offset : 0xD00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CPUID CPUID read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REVISION PARTNO VARIANT IMPLEMENTER

REVISION : REVISION
bits : 0 - 3 (4 bit)
access : read-write

PARTNO : PARTNO
bits : 4 - 19 (16 bit)
access : read-write

VARIANT : VARIANT
bits : 20 - 43 (24 bit)
access : read-write

IMPLEMENTER : IMPLEMENTER
bits : 24 - 55 (32 bit)
access : read-write


ICSR

ICSR
address_offset : 0xD04 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICSR ICSR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VECTACTIVE RETTOBASE VECTPENDING ISRPENDING ISRPREEMPT PENDSTCLR PENDSTSET PENDSVCLR PENDSVSET NMIPENDSET

VECTACTIVE : VECTACTIVE
bits : 0 - 8 (9 bit)
access : read-write

RETTOBASE : RETTOBASE
bits : 11 - 22 (12 bit)
access : read-write

VECTPENDING : VECTPENDING
bits : 12 - 33 (22 bit)
access : read-write

ISRPENDING : ISRPENDING
bits : 22 - 44 (23 bit)
access : read-write

ISRPREEMPT : ISRPREEMPT
bits : 23 - 46 (24 bit)
access : read-write

PENDSTCLR : PENDSTCLR
bits : 25 - 50 (26 bit)
access : read-write

PENDSTSET : PENDSTSET
bits : 26 - 52 (27 bit)
access : read-write

PENDSVCLR : PENDSVCLR
bits : 27 - 54 (28 bit)
access : read-write

PENDSVSET : PENDSVSET
bits : 28 - 56 (29 bit)
access : read-write

NMIPENDSET : NMIPENDSET
bits : 31 - 62 (32 bit)
access : read-write


VTOR

VTOR
address_offset : 0xD08 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

VTOR VTOR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TBLOFF TBLBASE

TBLOFF : TBLOFF
bits : 7 - 35 (29 bit)
access : read-write

TBLBASE : TBLBASE
bits : 29 - 58 (30 bit)
access : read-write


AIRCR

AIRCR
address_offset : 0xD0C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AIRCR AIRCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VECTRESET VECTCLRACTIVE SYSRESETREQ PRIGROUP ENDIANESS VECTKEY

VECTRESET : VECTRESET
bits : 0 - 0 (1 bit)
access : read-write

VECTCLRACTIVE : VECTCLRACTIVE
bits : 1 - 2 (2 bit)
access : read-write

SYSRESETREQ : SYSRESETREQ
bits : 2 - 4 (3 bit)
access : read-write

PRIGROUP : PRIGROUP
bits : 8 - 18 (11 bit)
access : read-write

ENDIANESS : ENDIANESS
bits : 15 - 30 (16 bit)
access : read-write

VECTKEY : VECTKEY
bits : 16 - 47 (32 bit)
access : read-write


SHP0

SHP0
address_offset : 0xD18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SHP0 SHP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_4 PRI_5 PRI_6 PRI_7

PRI_4 : PRI_4
bits : 0 - 7 (8 bit)
access : read-write

PRI_5 : PRI_5
bits : 8 - 23 (16 bit)
access : read-write

PRI_6 : PRI_6
bits : 16 - 39 (24 bit)
access : read-write

PRI_7 : PRI_7
bits : 24 - 55 (32 bit)
access : read-write


SHP1

SHP1
address_offset : 0xD1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SHP1 SHP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_8 PRI_9 PRI_10 PRI_11

PRI_8 : PRI_8
bits : 0 - 7 (8 bit)
access : read-write

PRI_9 : PRI_9
bits : 8 - 23 (16 bit)
access : read-write

PRI_10 : PRI_10
bits : 16 - 39 (24 bit)
access : read-write

PRI_11 : PRI_11
bits : 24 - 55 (32 bit)
access : read-write


SHP2

SHP2
address_offset : 0xD20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SHP2 SHP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRI_12 PRI_13 PRI_14 PRI_15

PRI_12 : PRI_12
bits : 0 - 7 (8 bit)
access : read-write

PRI_13 : PRI_13
bits : 8 - 23 (16 bit)
access : read-write

PRI_14 : PRI_14
bits : 16 - 39 (24 bit)
access : read-write

PRI_15 : PRI_15
bits : 24 - 55 (32 bit)
access : read-write


SHCSR

SHCSR
address_offset : 0xD24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SHCSR SHCSR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MEMFAULTACT BUSFAULTACT USGFAULTACT SVCALLACT MONITORACT PENDSVACT SYSTICKACT USGFAULTPENDED MEMFAULTPENDED BUSFAULTPENDED SVCALLPENDED MEMFAULTENA BUSFAULTENA USGFAULTENA

MEMFAULTACT : MEMFAULTACT
bits : 0 - 0 (1 bit)
access : read-write

BUSFAULTACT : BUSFAULTACT
bits : 1 - 2 (2 bit)
access : read-write

USGFAULTACT : USGFAULTACT
bits : 3 - 6 (4 bit)
access : read-write

SVCALLACT : SVCALLACT
bits : 7 - 14 (8 bit)
access : read-write

MONITORACT : MONITORACT
bits : 8 - 16 (9 bit)
access : read-write

PENDSVACT : PENDSVACT
bits : 10 - 20 (11 bit)
access : read-write

SYSTICKACT : SYSTICKACT
bits : 11 - 22 (12 bit)
access : read-write

USGFAULTPENDED : USGFAULTPENDED
bits : 12 - 24 (13 bit)
access : read-write

MEMFAULTPENDED : MEMFAULTPENDED
bits : 13 - 26 (14 bit)
access : read-write

BUSFAULTPENDED : BUSFAULTPENDED
bits : 14 - 28 (15 bit)
access : read-write

SVCALLPENDED : SVCALLPENDED
bits : 15 - 30 (16 bit)
access : read-write

MEMFAULTENA : MEMFAULTENA
bits : 16 - 32 (17 bit)
access : read-write

BUSFAULTENA : BUSFAULTENA
bits : 17 - 34 (18 bit)
access : read-write

USGFAULTENA : USGFAULTENA
bits : 18 - 36 (19 bit)
access : read-write


STIR

STIR
address_offset : 0xF00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STIR STIR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INTID

INTID : INTID
bits : 0 - 8 (9 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.