\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
FMC_TADR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TADB : TADB
bits : 0 - 31 (32 bit)
access : read-write
FMC_OPCR
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPM : OPM
bits : 1 - 5 (5 bit)
access : read-write
FMC_VMCR
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VMCB : VMCB
bits : 0 - 1 (2 bit)
access : read-write
FMC_OIER
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ORFIEN : ORFIEN
bits : 0 - 0 (1 bit)
access : read-write
ITADIEN : ITADIEN
bits : 1 - 2 (2 bit)
access : read-write
OBEIEN : OBEIEN
bits : 2 - 4 (3 bit)
access : read-write
IOCMIEN : IOCMIEN
bits : 3 - 6 (4 bit)
access : read-write
OREIEN : OREIEN
bits : 4 - 8 (5 bit)
access : read-write
FMC_OISR
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ORFF : ORFF
bits : 0 - 0 (1 bit)
access : read-write
ITADF : ITADF
bits : 1 - 2 (2 bit)
access : read-write
OBEF : OBEF
bits : 2 - 4 (3 bit)
access : read-write
IOCMF : IOCMF
bits : 3 - 6 (4 bit)
access : read-write
OREF : OREF
bits : 4 - 8 (5 bit)
access : read-write
RORFF : RORFF
bits : 16 - 32 (17 bit)
access : read-write
PPEF : PPEF
bits : 17 - 34 (18 bit)
access : read-write
FMC_PPSR0
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPSB : PPSB
bits : 0 - 31 (32 bit)
access : read-write
FMC_CFCR
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WAIT : WAIT
bits : 0 - 2 (3 bit)
access : read-write
PFBE : PFBE
bits : 4 - 8 (5 bit)
access : read-write
DCDB : DCDB
bits : 7 - 14 (8 bit)
access : read-write
CE : CE
bits : 12 - 24 (13 bit)
access : read-write
FHLAEN : FHLAEN
bits : 15 - 30 (16 bit)
access : read-write
FZWPSEN : FZWPSEN
bits : 16 - 32 (17 bit)
access : read-write
FMC_PPSR1
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPSB : PPSB
bits : 0 - 31 (32 bit)
access : read-write
FMC_PPSR2
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPSB : PPSB
bits : 0 - 31 (32 bit)
access : read-write
FMC_PPSR3
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPSB : PPSB
bits : 0 - 31 (32 bit)
access : read-write
FMC_CPSR
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CPSB : CPSB
bits : 0 - 0 (1 bit)
access : read-write
OBPSB : OBPSB
bits : 1 - 2 (2 bit)
access : read-write
FMC_SBVT0
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SBVT : SBVT
bits : 0 - 31 (32 bit)
access : read-write
FMC_SBVT1
address_offset : 0x304 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SBVT : SBVT
bits : 0 - 31 (32 bit)
access : read-write
FMC_SBVT2
address_offset : 0x308 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SBVT : SBVT
bits : 0 - 31 (32 bit)
access : read-write
FMC_SBVT3
address_offset : 0x30C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SBVT : SBVT
bits : 0 - 31 (32 bit)
access : read-write
FMC_WRDR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WRDB : WRDB
bits : 0 - 31 (32 bit)
access : read-write
FMC_OCMR
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMD : CMD
bits : 0 - 3 (4 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.