\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
BFTM_CR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MIEN : MIEN
bits : 0 - 0 (1 bit)
access : read-write
OSM : OSM
bits : 1 - 2 (2 bit)
access : read-write
CEN : CEN
bits : 2 - 4 (3 bit)
access : read-write
BFTM_SR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MIF : MIF
bits : 0 - 0 (1 bit)
access : read-write
BFTM_CNTR
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CNTR : CNTR
bits : 0 - 31 (32 bit)
access : read-write
BFTM_CMPR
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMP : CMP
bits : 0 - 31 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.