\n

PWC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x41 byte (0x0)
mem_usage : registers
protection : not protected

Registers

STPMCR

LVDCSR

FPRC

PWRC

DBGC

RAMCR


STPMCR

desc STPMCR
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STPMCR STPMCR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CKSHRC HAPORDIS STOP

CKSHRC : desc CKSHRC
bits : 1 - 0 (0 bit)
access : read-write

HAPORDIS : desc HAPORDIS
bits : 3 - 2 (0 bit)
access : read-write

STOP : desc STOP
bits : 7 - 6 (0 bit)
access : read-write


LVDCSR

desc LVDCSR
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LVDCSR LVDCSR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 EXVCCINEN LVIF DETF CMPOE

EXVCCINEN : desc EXVCCINEN
bits : 0 - -1 (0 bit)
access : read-write

LVIF : desc LVIF
bits : 3 - 2 (0 bit)
access : read-only

DETF : desc DETF
bits : 4 - 3 (0 bit)
access : read-write

CMPOE : desc CMPOE
bits : 7 - 6 (0 bit)
access : read-write


FPRC

desc FPRC
address_offset : 0x20 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPRC FPRC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CKRWE PWRWE FPRCB2 LVRWE FPRCB4 FPRCB5 FPRCB6 FPRCB7 FPRCWE

CKRWE : desc CKRWE
bits : 0 - -1 (0 bit)
access : read-write

PWRWE : desc PWRWE
bits : 1 - 0 (0 bit)
access : read-write

FPRCB2 : desc FPRCB2
bits : 2 - 1 (0 bit)
access : read-write

LVRWE : desc LVRWE
bits : 3 - 2 (0 bit)
access : read-write

FPRCB4 : desc FPRCB4
bits : 4 - 3 (0 bit)
access : read-write

FPRCB5 : desc FPRCB5
bits : 5 - 4 (0 bit)
access : read-write

FPRCB6 : desc FPRCB6
bits : 6 - 5 (0 bit)
access : read-write

FPRCB7 : desc FPRCB7
bits : 7 - 6 (0 bit)
access : read-write

FPRCWE : desc FPRCWE
bits : 8 - 14 (7 bit)
access : write-only


PWRC

desc PWRC
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWRC PWRC read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PWDRV PWMONSEL PWMONE

PWDRV : desc PWDRV
bits : 0 - 1 (2 bit)
access : read-write

PWMONSEL : desc PWMONSEL
bits : 4 - 3 (0 bit)
access : read-write

PWMONE : desc PWMONE
bits : 5 - 4 (0 bit)
access : read-write


DBGC

desc DBGC
address_offset : 0x40 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DBGC DBGC read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DBGEN

DBGEN : desc DBGEN
bits : 0 - -1 (0 bit)
access : read-write


RAMCR

desc RAMCR
address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RAMCR RAMCR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 RPRTA RPERDIS RPEF

RPRTA : desc RPRTA
bits : 0 - 0 (1 bit)
access : read-write

RPERDIS : desc RPERDIS
bits : 4 - 3 (0 bit)
access : read-write

RPEF : desc RPEF
bits : 5 - 4 (0 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.