\n

EFM

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x285 byte (0x0)
mem_usage : registers
protection : not protected

Registers

FAPRT

FSR

FSCLR

FITE

FPMTSW

FPMTEW

HRCCFGR

LVDICGCR

FSTP

UQID0

UQID1

UQID2

FRMC

FWMC


FAPRT

desc FAPRT
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FAPRT FAPRT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FAPRT

FAPRT : desc FAPRT
bits : 0 - 14 (15 bit)
access : read-write


FSR

desc FSR
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FSR FSR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PEWERR PEPRTERR PGMISMTCH OPTEND RDCOLERR RDY

PEWERR : desc PEWERR
bits : 0 - -1 (0 bit)
access : read-only

PEPRTERR : desc PEPRTERR
bits : 1 - 0 (0 bit)
access : read-only

PGMISMTCH : desc PGMISMTCH
bits : 3 - 2 (0 bit)
access : read-only

OPTEND : desc OPTEND
bits : 4 - 3 (0 bit)
access : read-only

RDCOLERR : desc RDCOLERR
bits : 5 - 4 (0 bit)
access : read-only

RDY : desc RDY
bits : 8 - 7 (0 bit)
access : read-only


FSCLR

desc FSCLR
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FSCLR FSCLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PEWERRCLR PEPRTERRCLR PGMISMTCHCLR OPTENDCLR RDCOLERRCLR

PEWERRCLR : desc PEWERRCLR
bits : 0 - -1 (0 bit)
access : read-write

PEPRTERRCLR : desc PEPRTERRCLR
bits : 1 - 0 (0 bit)
access : read-write

PGMISMTCHCLR : desc PGMISMTCHCLR
bits : 3 - 2 (0 bit)
access : read-write

OPTENDCLR : desc OPTENDCLR
bits : 4 - 3 (0 bit)
access : read-write

RDCOLERRCLR : desc RDCOLERRCLR
bits : 5 - 4 (0 bit)
access : read-write


FITE

desc FITE
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FITE FITE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PEERRITE OPTENDITE RDCOLERRITE

PEERRITE : desc PEERRITE
bits : 0 - -1 (0 bit)
access : read-write

OPTENDITE : desc OPTENDITE
bits : 1 - 0 (0 bit)
access : read-write

RDCOLERRITE : desc RDCOLERRITE
bits : 2 - 1 (0 bit)
access : read-write


FPMTSW

desc FPMTSW
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPMTSW FPMTSW read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FPMTSW

FPMTSW : desc FPMTSW
bits : 0 - 13 (14 bit)
access : read-write


FPMTEW

desc FPMTEW
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FPMTEW FPMTEW read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FPMTEW

FPMTEW : desc FPMTEW
bits : 0 - 13 (14 bit)
access : read-write


HRCCFGR

desc HRCCFGR
address_offset : 0x282 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

HRCCFGR HRCCFGR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 HRCFREQS

HRCFREQS : desc HRCFREQS
bits : 0 - 2 (3 bit)
access : read-write


LVDICGCR

desc LVDICGCR
address_offset : 0x284 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LVDICGCR LVDICGCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DFS DFDIS LVDLVL NMIS IRS IRDIS LVDDIS

DFS : desc DFS
bits : 0 - 0 (1 bit)
access : read-write

DFDIS : desc DFDIS
bits : 2 - 1 (0 bit)
access : read-write

LVDLVL : desc LVDLVL
bits : 8 - 10 (3 bit)
access : read-write

NMIS : desc NMIS
bits : 12 - 11 (0 bit)
access : read-write

IRS : desc IRS
bits : 13 - 12 (0 bit)
access : read-write

IRDIS : desc IRDIS
bits : 14 - 13 (0 bit)
access : read-write

LVDDIS : desc LVDDIS
bits : 15 - 14 (0 bit)
access : read-write


FSTP

desc FSTP
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FSTP FSTP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FSTP

FSTP : desc FSTP
bits : 0 - -1 (0 bit)
access : read-write


UQID0

desc UQID0
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

UQID0 UQID0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

UQID1

desc UQID1
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

UQID1 UQID1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

UQID2

desc UQID2
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

UQID2 UQID2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FRMC

desc FRMC
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRMC FRMC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FLWT CACHE PREFETE CRST0

FLWT : desc FLWT
bits : 0 - -1 (0 bit)
access : read-write

CACHE : desc CACHE
bits : 16 - 15 (0 bit)
access : read-write

PREFETE : desc PREFETE
bits : 17 - 16 (0 bit)
access : read-write

CRST0 : desc CRST0
bits : 18 - 17 (0 bit)
access : read-write


FWMC

desc FWMC
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FWMC FWMC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PEMODE PEMOD BUSHLDCTL

PEMODE : desc PEMODE
bits : 0 - -1 (0 bit)
access : read-write

PEMOD : desc PEMOD
bits : 4 - 5 (2 bit)
access : read-write

BUSHLDCTL : desc BUSHLDCTL
bits : 8 - 7 (0 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.