\n

TMRB1

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x144 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CNTER

CCONR

PCONR

PERAR

CMPAR

BCSTR

HCONR

HCUPR

HCDOR

ICONR

ECONR

STFLR


CNTER

desc CNTER
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CNTER CNTER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNT

CNT : desc CNT
bits : 0 - 14 (15 bit)
access : read-write


CCONR

desc CCONR
address_offset : 0x100 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCONR CCONR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CAPMDA HICP0 HICP1 HICP2 NOFIENCP NOFICKCP

CAPMDA : desc CAPMDA
bits : 0 - -1 (0 bit)
access : read-write

HICP0 : desc HICP0
bits : 4 - 3 (0 bit)
access : read-write

HICP1 : desc HICP1
bits : 5 - 4 (0 bit)
access : read-write

HICP2 : desc HICP2
bits : 6 - 5 (0 bit)
access : read-write

NOFIENCP : desc NOFIENCP
bits : 12 - 11 (0 bit)
access : read-write

NOFICKCP : desc NOFICKCP
bits : 13 - 13 (1 bit)
access : read-write


PCONR

desc PCONR
address_offset : 0x140 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PCONR PCONR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STAC STPC CMPC PERC FORC OUTEN

STAC : desc STAC
bits : 0 - 0 (1 bit)
access : read-write

STPC : desc STPC
bits : 2 - 2 (1 bit)
access : read-write

CMPC : desc CMPC
bits : 4 - 4 (1 bit)
access : read-write

PERC : desc PERC
bits : 6 - 6 (1 bit)
access : read-write

FORC : desc FORC
bits : 8 - 8 (1 bit)
access : read-write

OUTEN : desc OUTEN
bits : 12 - 11 (0 bit)
access : read-write


PERAR

desc PERAR
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PERAR PERAR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PER

PER : desc PER
bits : 0 - 14 (15 bit)
access : read-write


CMPAR

desc CMPAR
address_offset : 0x40 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMPAR CMPAR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP

CMP : desc CMP
bits : 0 - 14 (15 bit)
access : read-write


BCSTR

desc BCSTR
address_offset : 0x80 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BCSTR BCSTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 START DIR MODE SYNST CKDIV OVSTP INENOVF INENUDF OVFF UDFF

START : desc START
bits : 0 - -1 (0 bit)
access : read-write

DIR : desc DIR
bits : 1 - 0 (0 bit)
access : read-write

MODE : desc MODE
bits : 2 - 1 (0 bit)
access : read-write

SYNST : desc SYNST
bits : 3 - 2 (0 bit)
access : read-write

CKDIV : desc CKDIV
bits : 4 - 6 (3 bit)
access : read-write

OVSTP : desc OVSTP
bits : 8 - 7 (0 bit)
access : read-write

INENOVF : desc INENOVF
bits : 12 - 11 (0 bit)
access : read-write

INENUDF : desc INENUDF
bits : 13 - 12 (0 bit)
access : read-write

OVFF : desc OVFF
bits : 14 - 13 (0 bit)
access : read-write

UDFF : desc UDFF
bits : 15 - 14 (0 bit)
access : read-write


HCONR

desc HCONR
address_offset : 0x84 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

HCONR HCONR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HSTA0 HSTA1 HSTA2 HSTP0 HSTP1 HSTP2 HCLE0 HCLE1 HCLE2 HCLE3 HCLE4

HSTA0 : desc HSTA0
bits : 0 - -1 (0 bit)
access : read-write

HSTA1 : desc HSTA1
bits : 1 - 0 (0 bit)
access : read-write

HSTA2 : desc HSTA2
bits : 2 - 1 (0 bit)
access : read-write

HSTP0 : desc HSTP0
bits : 4 - 3 (0 bit)
access : read-write

HSTP1 : desc HSTP1
bits : 5 - 4 (0 bit)
access : read-write

HSTP2 : desc HSTP2
bits : 6 - 5 (0 bit)
access : read-write

HCLE0 : desc HCLE0
bits : 8 - 7 (0 bit)
access : read-write

HCLE1 : desc HCLE1
bits : 9 - 8 (0 bit)
access : read-write

HCLE2 : desc HCLE2
bits : 10 - 9 (0 bit)
access : read-write

HCLE3 : desc HCLE3
bits : 12 - 11 (0 bit)
access : read-write

HCLE4 : desc HCLE4
bits : 13 - 12 (0 bit)
access : read-write


HCUPR

desc HCUPR
address_offset : 0x88 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

HCUPR HCUPR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HCUP8 HCUP9 HCUP10 HCUP11 HCUP12

HCUP8 : desc HCUP8
bits : 8 - 7 (0 bit)
access : read-write

HCUP9 : desc HCUP9
bits : 9 - 8 (0 bit)
access : read-write

HCUP10 : desc HCUP10
bits : 10 - 9 (0 bit)
access : read-write

HCUP11 : desc HCUP11
bits : 11 - 10 (0 bit)
access : read-write

HCUP12 : desc HCUP12
bits : 12 - 11 (0 bit)
access : read-write


HCDOR

desc HCDOR
address_offset : 0x8C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

HCDOR HCDOR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HCDO8 HCDO9 HCDO10 HCDO11 HCDO12

HCDO8 : desc HCDO8
bits : 8 - 7 (0 bit)
access : read-write

HCDO9 : desc HCDO9
bits : 9 - 8 (0 bit)
access : read-write

HCDO10 : desc HCDO10
bits : 10 - 9 (0 bit)
access : read-write

HCDO11 : desc HCDO11
bits : 11 - 10 (0 bit)
access : read-write

HCDO12 : desc HCDO12
bits : 12 - 11 (0 bit)
access : read-write


ICONR

desc ICONR
address_offset : 0x90 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICONR ICONR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ITEN1

ITEN1 : desc ITEN1
bits : 0 - -1 (0 bit)
access : read-write


ECONR

desc ECONR
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ECONR ECONR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ETEN1

ETEN1 : desc ETEN1
bits : 0 - -1 (0 bit)
access : read-write


STFLR

desc STFLR
address_offset : 0x9C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STFLR STFLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMPF1

CMPF1 : desc CMPF1
bits : 0 - -1 (0 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.