\n
address_offset : 0x0 Bytes (0x0)
size : 0x100 byte (0x0)
mem_usage : registers
protection : not protected
NVM Status Register
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BUSY : Busy
bits : 0 - -1 (0 bit)
access : read-only
Enumeration:
#0 : value1
The NVM is not busy. Memory reads from the cell array and register write accesses are possible.
#1 : value2
The NVM is busy. Memory reads and register write accesses are not possible.
End of enumeration elements list.
SLEEP : Sleep Mode
bits : 1 - 0 (0 bit)
access : read-only
Enumeration:
#0 : value1
NVM not in sleep mode, and no sleep or wake up procedure in progress.
#1 : value2
NVM in sleep mode, or busy due to a sleep or wake up procedure.
End of enumeration elements list.
VERR : Verify Error
bits : 2 - 2 (1 bit)
access : read-only
Enumeration:
#00 : value1
No fail bit.
#01 : value2
One fail bit in one data block.
#10 : value3
Two fail bits in two different data blocks.
#11 : value4
Two or more fail bits in one data block, or three or more fail bits overall.
End of enumeration elements list.
ECC1READ : ECC1 Read
bits : 4 - 3 (0 bit)
access : read-only
Enumeration:
#0 : value1
No ECC single bit failure occurred.
#1 : value2
At least one ECC single bit failure was detected and corrected.
End of enumeration elements list.
ECC2READ : ECC2 Read
bits : 5 - 4 (0 bit)
access : read-only
Enumeration:
#0 : value1
No ECC two bit failure during memory read operations.
#1 : value2
At least one ECC two bit failure was detected.
End of enumeration elements list.
WRPERR : Write Protocol Error
bits : 6 - 5 (0 bit)
access : read-only
Enumeration:
#0 : value1
No write protocol failure occurred.
#1 : value2
At least one write protocol failure was detected.
End of enumeration elements list.
NVM Programming Control Register
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ACTION : ACTION: [VERIFY, ONE_SHOT, OPTYPE]
bits : 0 - 6 (7 bit)
access : read-write
Enumeration:
0x00 : value1
Idle state, no action triggered. Writing 0x00 exits current mode.
0x51 : value2
Start one-shot write operation with automatic verify.
0x91 : value3
Start one-shot write operation without verify.
0x61 : value4
Start continuous write operation with automatic verify of every write.
0xA1 : value5
Start continuous write operation without verify.
0x92 : value6
Start one-shot page erase operation.
0xA2 : value7
Start continuous page erase operation.
0xD0 : value8
Start one-shot verify-only: Written data is compared to array content.
0xE0 : value9
Start continuous verify-only: Written data is compared to array content.
End of enumeration elements list.
RSTVERR : Reset Verify Error
bits : 12 - 11 (0 bit)
access : read-write
Enumeration:
#0 : value1
No action.
#1 : value2
Reset of .VERR.
End of enumeration elements list.
RSTECC : Reset ECC
bits : 13 - 12 (0 bit)
access : read-write
Enumeration:
#0 : value1
No action.
#1 : value2
Reset of .ECCxREAD and NVMSTATUS.WRPERR.
End of enumeration elements list.
Configuration 1 Register
address_offset : 0x48 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIXWS : Wait States Scheme
bits : 11 - 10 (0 bit)
access : read-write
Enumeration:
#0 : Const_0
adaptive wait states.
#1 : Const_1
fixed wait states.
End of enumeration elements list.
NVM Configuration Register
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HRLEV : Hardread Level
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#00 : value1
Normal read
#01 : value2
Hardread written
#10 : value3
Hardread erased
End of enumeration elements list.
SECPROT : Sector Protection
bits : 4 - 10 (7 bit)
access : read-write
WS : Number of fixed Wait States
bits : 12 - 11 (0 bit)
access : read-write
Enumeration:
#0 : value1
0 fixed wait states.
#1 : value2
1 fixed wait state.
End of enumeration elements list.
INT_ON : Interrupt On
bits : 14 - 13 (0 bit)
access : read-write
Enumeration:
#0 : value1
No NVM ready interrupts are generated.
#1 : value2
NVM ready interrupts are generated.
End of enumeration elements list.
NVM_ON : NVM On
bits : 15 - 14 (0 bit)
access : read-write
Enumeration:
#0 : value1
NVM is switched to or stays in sleep mode.
#1 : value2
NVM is switched to or stays in normal mode.
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.