\n

SCU_INTERRUPT

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected

Registers

SRRAW

SRMSK

SRCLR

SRSET


SRRAW

SCU Raw Service Request Status
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SRRAW SRRAW read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRWARN PI AI VDDPI VDROPI LOCI PESRAMI PEU0I FLECC2I FLCMPLTI VCLIPI SBYCLKFI RTC_CTR RTC_ATIM0 RTC_ATIM1 RTC_TIM0 RTC_TIM1 TSE_DONE TSE_HIGH TSE_LOW

PRWARN : WDT pre-warning Event Status Before Masking
bits : 0 - -1 (0 bit)
access : read-only

PI : RTC Raw Periodic Event Status Before Masking
bits : 1 - 0 (0 bit)
access : read-only

AI : RTC Raw Alarm Event Status Before Masking
bits : 2 - 1 (0 bit)
access : read-only

VDDPI : VDDP pre-warning Event Status Before Masking
bits : 3 - 2 (0 bit)
access : read-only

VDROPI : VDROP Event Status Before Masking
bits : 7 - 6 (0 bit)
access : read-only

LOCI : Loss of Clock Event Status Before Masking
bits : 16 - 15 (0 bit)
access : read-only

PESRAMI : 16kbytes SRAM Parity Error Event Status Before Masking
bits : 17 - 16 (0 bit)
access : read-only

PEU0I : USIC0 SRAM Parity Error Event Status Before Masking
bits : 18 - 17 (0 bit)
access : read-only

FLECC2I : Flash Double Bit ECC Event Status Before Masking
bits : 19 - 18 (0 bit)
access : read-only

FLCMPLTI : Flash Operation Complete Event Status Before Masking
bits : 20 - 19 (0 bit)
access : read-only

VCLIPI : VCLIP Event Status Before Masking
bits : 21 - 20 (0 bit)
access : read-only

SBYCLKFI : Standby Clock Failure Event Status Before Masking
bits : 22 - 21 (0 bit)
access : read-only

RTC_CTR : RTC CTR Mirror Register Update Status Before Masking
bits : 24 - 23 (0 bit)
access : read-only

RTC_ATIM0 : RTC ATIM0 Mirror Register Update Status Before Masking
bits : 25 - 24 (0 bit)
access : read-only

RTC_ATIM1 : RTC ATIM1 Mirror Register Update Status Before Masking
bits : 26 - 25 (0 bit)
access : read-only

RTC_TIM0 : RTC TIM0 Mirror Register Update Before Masking
bits : 27 - 26 (0 bit)
access : read-only

RTC_TIM1 : RTC TIM1 Mirror Register Update Status Before Masking
bits : 28 - 27 (0 bit)
access : read-only

TSE_DONE : TSE Measurement Done Event Status Before Masking
bits : 29 - 28 (0 bit)
access : read-only

TSE_HIGH : TSE Compare High Temperature Event Status Before Masking
bits : 30 - 29 (0 bit)
access : read-only

TSE_LOW : TSE Compare Low Temperature Event Status Before Masking
bits : 31 - 30 (0 bit)
access : read-only


SRMSK

SCU Service Request Mask
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SRMSK SRMSK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRWARN VDDPI VDROPI LOCI PESRAMI PEU0I FLECC2I VCLIPI SBYCLKFI RTC_CTR RTC_ATIM0 RTC_ATIM1 RTC_TIM0 RTC_TIM1 TSE_DONE TSE_HIGH TSE_LOW

PRWARN : WDT pre-warning Interrupt Mask
bits : 0 - -1 (0 bit)
access : read-write

VDDPI : VDDP pre-warning Interrupt Mask
bits : 3 - 2 (0 bit)
access : read-write

VDROPI : VDROP Interrupt Mask
bits : 7 - 6 (0 bit)
access : read-write

LOCI : Loss of Clock Interrupt Mask
bits : 16 - 15 (0 bit)
access : read-write

PESRAMI : 16kbytes SRAM Parity Error Interrupt Mask
bits : 17 - 16 (0 bit)
access : read-write

PEU0I : USIC0 SRAM Parity Error Interrupt Mask
bits : 18 - 17 (0 bit)
access : read-write

FLECC2I : Flash Double Bit ECC Interrupt Mask
bits : 19 - 18 (0 bit)
access : read-write

VCLIPI : VCLIP Interrupt Mask
bits : 21 - 20 (0 bit)
access : read-write

SBYCLKFI : Standby Clock Failure Interrupt Mask
bits : 22 - 21 (0 bit)
access : read-write

RTC_CTR : RTC CTR Mirror Register Update Mask
bits : 24 - 23 (0 bit)
access : read-write

RTC_ATIM0 : RTC ATIM0 Mirror Register Update Mask
bits : 25 - 24 (0 bit)
access : read-write

RTC_ATIM1 : RTC ATIM1 Mirror Register Update Mask
bits : 26 - 25 (0 bit)
access : read-write

RTC_TIM0 : RTC TIM0 Mirror Register Update Mask
bits : 27 - 26 (0 bit)
access : read-write

RTC_TIM1 : RTC TIM1 Mirror Register Update Mask
bits : 28 - 27 (0 bit)
access : read-write

TSE_DONE : TSE Measurement Done Interrupt Mask
bits : 29 - 28 (0 bit)
access : read-write

TSE_HIGH : TSE Compare High Temperature Interrupt Mask
bits : 30 - 29 (0 bit)
access : read-write

TSE_LOW : TSE Compare Low Temperature Interrupt Mask
bits : 31 - 30 (0 bit)
access : read-write


SRCLR

SCU Service Request Clear
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SRCLR SRCLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRWARN PI AI VDDPI VDROPI LOCI PESRAMI PEU0I FLECC2I FLCMPLTI VCLIPI SBYCLKFI RTC_CTR RTC_ATIM0 RTC_ATIM1 RTC_TIM0 RTC_TIM1 TSE_DONE TSE_HIGH TSE_LOW

PRWARN : WDT pre-warning Interrupt Clear
bits : 0 - -1 (0 bit)
access : write-only

PI : RTC Periodic Interrupt Clear
bits : 1 - 0 (0 bit)
access : write-only

AI : RTC Alarm Interrupt Clear
bits : 2 - 1 (0 bit)
access : write-only

VDDPI : VDDP pre-warning Interrupt Clear
bits : 3 - 2 (0 bit)
access : write-only

VDROPI : VDROP Interrupt Clear
bits : 7 - 6 (0 bit)
access : write-only

LOCI : Loss of Clock Interrupt Clear
bits : 16 - 15 (0 bit)
access : write-only

PESRAMI : 16kbytes SRAM Parity Error Interrupt Clear
bits : 17 - 16 (0 bit)
access : write-only

PEU0I : USIC0 SRAM Parity Error Interrupt Clear
bits : 18 - 17 (0 bit)
access : write-only

FLECC2I : Flash Double Bit ECC Interrupt Clear
bits : 19 - 18 (0 bit)
access : write-only

FLCMPLTI : Flash Operation Complete Interrupt Clear
bits : 20 - 19 (0 bit)
access : write-only

VCLIPI : VCLIP Interrupt Clear
bits : 21 - 20 (0 bit)
access : write-only

SBYCLKFI : Standby Clock Failure Interrupt Clear
bits : 22 - 21 (0 bit)
access : write-only

RTC_CTR : RTC CTR Mirror Register Update Clear
bits : 24 - 23 (0 bit)
access : write-only

RTC_ATIM0 : RTC ATIM0 Mirror Register Update Clear
bits : 25 - 24 (0 bit)
access : write-only

RTC_ATIM1 : RTC ATIM1 Mirror Register Update Clear
bits : 26 - 25 (0 bit)
access : write-only

RTC_TIM0 : RTC TIM0 Mirror Register Update Clear
bits : 27 - 26 (0 bit)
access : write-only

RTC_TIM1 : RTC TIM1 Mirror Register Update Clear
bits : 28 - 27 (0 bit)
access : write-only

TSE_DONE : TSE Measurement Done Interrupt Clear
bits : 29 - 28 (0 bit)
access : write-only

TSE_HIGH : TSE Compare High Temperature Interrupt Clear
bits : 30 - 29 (0 bit)
access : write-only

TSE_LOW : TSE Compare Low Temperature Interrupt Clear
bits : 31 - 30 (0 bit)
access : write-only


SRSET

SCU Service Request Set
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SRSET SRSET read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRWARN PI AI VDDPI VDROPI LOCI PESRAMI PEU0I FLECC2I FLCMPLTI VCLIPI SBYCLKFI RTC_CTR RTC_ATIM0 RTC_ATIM1 RTC_TIM0 RTC_TIM1 TSE_DONE TSE_HIGH TSE_LOW

PRWARN : WDT pre-warning Interrupt Set
bits : 0 - -1 (0 bit)
access : write-only

PI : RTC Periodic Interrupt Set
bits : 1 - 0 (0 bit)
access : write-only

AI : RTC Alarm Interrupt Set
bits : 2 - 1 (0 bit)
access : write-only

VDDPI : VDDP pre-warning Interrupt Set
bits : 3 - 2 (0 bit)
access : write-only

VDROPI : VDROP Interrupt Set
bits : 7 - 6 (0 bit)
access : write-only

LOCI : Loss of Clock Interrupt Set
bits : 16 - 15 (0 bit)
access : write-only

PESRAMI : 16kbytes SRAM Parity Error Interrupt Set
bits : 17 - 16 (0 bit)
access : write-only

PEU0I : USIC0 SRAM Parity Error Interrupt Set
bits : 18 - 17 (0 bit)
access : write-only

FLECC2I : Flash Double Bit ECC Interrupt Set
bits : 19 - 18 (0 bit)
access : write-only

FLCMPLTI : Flash Operation Complete Interrupt Set
bits : 20 - 19 (0 bit)
access : write-only

VCLIPI : VCLIP Interrupt Set
bits : 21 - 20 (0 bit)
access : write-only

SBYCLKFI : Standby Clock Failure Interrupt Set
bits : 22 - 21 (0 bit)
access : write-only

RTC_CTR : RTC CTR Mirror Register Update Set
bits : 24 - 23 (0 bit)
access : write-only

RTC_ATIM0 : RTC ATIM0 Mirror Register Update Set
bits : 25 - 24 (0 bit)
access : write-only

RTC_ATIM1 : RTC ATIM1 Mirror Register Update Set
bits : 26 - 25 (0 bit)
access : write-only

RTC_TIM0 : RTC TIM0 Mirror Register Update Set
bits : 27 - 26 (0 bit)
access : write-only

RTC_TIM1 : RTC TIM1 Mirror Register Update Set
bits : 28 - 27 (0 bit)
access : write-only

TSE_DONE : TSE Measurement Done Interrupt Set
bits : 29 - 28 (0 bit)
access : write-only

TSE_HIGH : TSE Compare High Temperature Interrupt Set
bits : 30 - 29 (0 bit)
access : write-only

TSE_LOW : TSE Compare Low Temperature Interrupt Set
bits : 31 - 30 (0 bit)
access : write-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.