\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected
PRNG Word Register
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RDATA : Random Data
bits : 0 - 14 (15 bit)
access : read-write
PRNG Status Check Register
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RDV : Random Data / Key Valid Flag
bits : 0 - -1 (0 bit)
access : read-only
Enumeration:
#0 : value1
New random data block is not yet ready to be read. In ) this flag is set to #0 while loading is in progress.
#1 : value2
Random data block is valid. In key loading mode this value indicates that the next partial key word can be written to PRNG_WORD.
End of enumeration elements list.
PRNG Control Register
address_offset : 0xC Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RDBS : Random Data Block Size
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#00 : value1
Reset state (no random data block size defined), value of PRNG_WORD is undefined.
#01 : value2
8 bits in PRNG_WORD.RDATA[7:0]
#10 : value3
16 bits in PRNG_WORD.RDATA[15:0]
End of enumeration elements list.
KLD : Key Load Operation Mode
bits : 3 - 2 (0 bit)
access : read-write
Enumeration:
#0 : value1
Streaming mode (default)
#1 : value2
Key loading mode
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.