\n

LEDTS0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x100 byte (0x0)
mem_usage : registers
protection : not protected

Registers

ID

TSVAL

LINE0

LINE1

LDCMP0

LDCMP1

TSCMP0

TSCMP1

GLOBCTL

FNCTL

EVFR


ID

Module Identification Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ID ID read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MOD_REV MOD_TYPE MOD_NUMBER

MOD_REV : Module Revision Number
bits : 0 - 6 (7 bit)
access : read-only

MOD_TYPE : Module Type
bits : 8 - 14 (7 bit)
access : read-only

MOD_NUMBER : Module Number Value
bits : 16 - 30 (15 bit)
access : read-only


TSVAL

Touch-sense TS-Counter Value
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TSVAL TSVAL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TSCTRVALR TSCTRVAL

TSCTRVALR : Shadow TS-Counter (Read)
bits : 0 - 14 (15 bit)
access : read-only

TSCTRVAL : TS-Counter Value
bits : 16 - 30 (15 bit)
access : read-write


LINE0

Line Pattern Register 0
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LINE0 LINE0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LINE_0 LINE_1 LINE_2 LINE_3

LINE_0 : Output on LINE[x]
bits : 0 - 6 (7 bit)
access : read-write

LINE_1 : Output on LINE[x]
bits : 8 - 14 (7 bit)
access : read-write

LINE_2 : Output on LINE[x]
bits : 16 - 22 (7 bit)
access : read-write

LINE_3 : Output on LINE[x]
bits : 24 - 30 (7 bit)
access : read-write


LINE1

Line Pattern Register 1
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LINE1 LINE1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LINE_4 LINE_5 LINE_6 LINE_A

LINE_4 : Output on LINE[x]
bits : 0 - 6 (7 bit)
access : read-write

LINE_5 : Output on LINE[x]
bits : 8 - 14 (7 bit)
access : read-write

LINE_6 : Output on LINE[x]
bits : 16 - 22 (7 bit)
access : read-write

LINE_A : Output on LINE[x]
bits : 24 - 30 (7 bit)
access : read-write


LDCMP0

LED Compare Register 0
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LDCMP0 LDCMP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP_LD0 CMP_LD1 CMP_LD2 CMP_LD3

CMP_LD0 : Compare Value for LED COL[x]
bits : 0 - 6 (7 bit)
access : read-write

CMP_LD1 : Compare Value for LED COL[x]
bits : 8 - 14 (7 bit)
access : read-write

CMP_LD2 : Compare Value for LED COL[x]
bits : 16 - 22 (7 bit)
access : read-write

CMP_LD3 : Compare Value for LED COL[x]
bits : 24 - 30 (7 bit)
access : read-write


LDCMP1

LED Compare Register 1
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LDCMP1 LDCMP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP_LD4 CMP_LD5 CMP_LD6 CMP_LDA_TSCOM

CMP_LD4 : Compare Value for LED COL[x]
bits : 0 - 6 (7 bit)
access : read-write

CMP_LD5 : Compare Value for LED COL[x]
bits : 8 - 14 (7 bit)
access : read-write

CMP_LD6 : Compare Value for LED COL[x]
bits : 16 - 22 (7 bit)
access : read-write

CMP_LDA_TSCOM : Compare Value for LED COLA / Common Compare Value for Touch-sense Pad Turns
bits : 24 - 30 (7 bit)
access : read-write


TSCMP0

Touch-sense Compare Register 0
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TSCMP0 TSCMP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP_TS0 CMP_TS1 CMP_TS2 CMP_TS3

CMP_TS0 : Compare Value for Touch-Sense TSIN[x]
bits : 0 - 6 (7 bit)
access : read-write

CMP_TS1 : Compare Value for Touch-Sense TSIN[x]
bits : 8 - 14 (7 bit)
access : read-write

CMP_TS2 : Compare Value for Touch-Sense TSIN[x]
bits : 16 - 22 (7 bit)
access : read-write

CMP_TS3 : Compare Value for Touch-Sense TSIN[x]
bits : 24 - 30 (7 bit)
access : read-write


TSCMP1

Touch-sense Compare Register 1
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TSCMP1 TSCMP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP_TS4 CMP_TS5 CMP_TS6 CMP_TS7

CMP_TS4 : Compare Value for Touch-Sense TSIN[x]
bits : 0 - 6 (7 bit)
access : read-write

CMP_TS5 : Compare Value for Touch-Sense TSIN[x]
bits : 8 - 14 (7 bit)
access : read-write

CMP_TS6 : Compare Value for Touch-Sense TSIN[x]
bits : 16 - 22 (7 bit)
access : read-write

CMP_TS7 : Compare Value for Touch-Sense TSIN[x]
bits : 24 - 30 (7 bit)
access : read-write


GLOBCTL

Global Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GLOBCTL GLOBCTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TS_EN LD_EN CMTR ENSYNC SUSCFG MASKVAL FENVAL ITS_EN ITF_EN ITP_EN CLK_PS

TS_EN : Touch-Sense Function Enable
bits : 0 - -1 (0 bit)
access : read-write

LD_EN : LED Function Enable
bits : 1 - 0 (0 bit)
access : read-write

CMTR : Clock Master Disable
bits : 2 - 1 (0 bit)
access : read-write

Enumeration:

#0 : value1

Kernel generates its own clock for LEDTS-counter based on SFR setting

#1 : value2

LEDTS-counter takes its clock from another master kernel

End of enumeration elements list.

ENSYNC : Enable Autoscan Time Period Synchronization
bits : 3 - 2 (0 bit)
access : read-write

Enumeration:

#0 : value1

No synchronization

#1 : value2

Synchronization enabled on Kernel0 autoscan time period

End of enumeration elements list.

SUSCFG : Suspend Request Configuration
bits : 8 - 7 (0 bit)
access : read-write

Enumeration:

#0 : value1

Ignore suspend request

#1 : value2

Enable suspend according to request

End of enumeration elements list.

MASKVAL : Mask Number of LSB Bits for Event Validation
bits : 9 - 10 (2 bit)
access : read-write

Enumeration:

0 : value1

Mask LSB bit

1 : value2

Mask 2 LSB bits

7 : value3

Mask 8 LSB bits

End of enumeration elements list.

FENVAL : Enable (Extended) Time Frame Validation
bits : 12 - 11 (0 bit)
access : read-write

Enumeration:

#0 : value1

Disable

#1 : value2

Enable

End of enumeration elements list.

ITS_EN : Enable Time Slice Interrupt
bits : 13 - 12 (0 bit)
access : read-write

Enumeration:

#0 : value1

Disable

#1 : value2

Enable

End of enumeration elements list.

ITF_EN : Enable (Extended) Time Frame Interrupt
bits : 14 - 13 (0 bit)
access : read-write

Enumeration:

#0 : value1

Disable

#1 : value2

Enable

End of enumeration elements list.

ITP_EN : Enable Autoscan Time Period Interrupt
bits : 15 - 14 (0 bit)
access : read-write

Enumeration:

#0 : value1

Disable

#1 : value2

Enable (valid only for case of hardware-enabled pad turn control)

End of enumeration elements list.

CLK_PS : LEDTS-Counter Clock Pre-Scale Factor
bits : 16 - 30 (15 bit)
access : read-write


FNCTL

Function Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FNCTL FNCTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PADT PADTSW EPULL FNCOL ACCCNT TSCCMP TSOEXT TSCTRR TSCTRSAT NR_TSIN COLLEV NR_LEDCOL

PADT : Touch-Sense TSIN Pad Turn
bits : 0 - 1 (2 bit)
access : read-write

Enumeration:

0 : value1

TSIN0

7 : value2

TSIN7

End of enumeration elements list.

PADTSW : Software Control for Touch-Sense Pad Turn
bits : 3 - 2 (0 bit)
access : read-write

Enumeration:

#0 : value1

The hardware automatically enables the touch-sense inputs in sequence round-robin, starting from TSIN0.

#1 : value2

Disable hardware control for software control only. The touch-sense input is configured in bit PADT.

End of enumeration elements list.

EPULL : Enable External Pull-up Configuration on Pin COLA
bits : 4 - 3 (0 bit)
access : read-write

Enumeration:

#0 : value1

HW over-rule to enable internal pull-up is active on TSIN[x] for set duration in touch-sense time slice. With this setting, it is not specified to assign the COLA to any pin.

#1 : value2

Enable external pull-up: Output 1 on pin COLA for whole duration of touch-sense time slice.

End of enumeration elements list.

FNCOL : Previous Active Function/LED Column Status
bits : 5 - 6 (2 bit)
access : read-only

ACCCNT : Accumulate Count on Touch-Sense Input
bits : 16 - 18 (3 bit)
access : read-write

Enumeration:

0 : value1

1 time

1 : value2

2 times

15 : value3

16 times

End of enumeration elements list.

TSCCMP : Common Compare Enable for Touch-Sense
bits : 20 - 19 (0 bit)
access : read-write

Enumeration:

#0 : value1

Disable common compare for touch-sense

#1 : value2

Enable common compare for touch-sense

End of enumeration elements list.

TSOEXT : Extension for Touch-Sense Output for Pin-Low-Level
bits : 21 - 21 (1 bit)
access : read-write

Enumeration:

#00 : value1

Extend by 1 ledts_clk

#01 : value2

Extend by 4 ledts_clk

#10 : value3

Extend by 8 ledts_clk

#11 : value4

Extend by 16 ledts_clk

End of enumeration elements list.

TSCTRR : TS-Counter Auto Reset
bits : 23 - 22 (0 bit)
access : read-write

Enumeration:

#0 : value1

Disable TS-counter automatic reset

#1 : value2

Enable TS-counter automatic reset to 00H on the first pad turn of a new TSIN[x]. Triggered on compare match in time slice.

End of enumeration elements list.

TSCTRSAT : Saturation of TS-Counter
bits : 24 - 23 (0 bit)
access : read-write

Enumeration:

#0 : value1

Disable

#1 : value2

Enable. TS-counter stops counting in the touch-sense time slice(s) of the same (extended) frame when it reaches FFH. Counter starts to count again on the first pad turn of a new TSIN[x], triggered on compare match.

End of enumeration elements list.

NR_TSIN : Number of Touch-Sense Input
bits : 25 - 26 (2 bit)
access : read-write

Enumeration:

0 : value1

1

7 : value2

8

End of enumeration elements list.

COLLEV : Active Level of LED Column
bits : 28 - 27 (0 bit)
access : read-write

Enumeration:

#0 : value1

Active low

#1 : value2

Active high

End of enumeration elements list.

NR_LEDCOL : Number of LED Columns
bits : 29 - 30 (2 bit)
access : read-write

Enumeration:

#000 : value1

1 LED column

#001 : value2

2 LED columns

#010 : value3

3 LED columns

#011 : value4

4 LED columns

#100 : value5

5 LED columns

#101 : value6

6 LED columns

#110 : value7

7 LED columns

#111 : value8

8 LED columns (max. LED columns = 7 if bit TS_EN = 1)

End of enumeration elements list.


EVFR

Event Flag Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EVFR EVFR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TSF TFF TPF TSCTROVF CTSF CTFF CTPF

TSF : Time Slice Interrupt Flag
bits : 0 - -1 (0 bit)
access : read-only

TFF : (Extended) Time Frame Interrupt Flag
bits : 1 - 0 (0 bit)
access : read-only

TPF : Autoscan Time Period Interrupt Flag
bits : 2 - 1 (0 bit)
access : read-only

TSCTROVF : TS-Counter Overflow Indication
bits : 3 - 2 (0 bit)
access : read-only

Enumeration:

#0 : value1

No overflow has occurred.

#1 : value2

The TS-counter has overflowed at least once.

End of enumeration elements list.

CTSF : Clear Time Slice Interrupt Flag
bits : 16 - 15 (0 bit)
access : write-only

Enumeration:

#0 : value1

No action.

#1 : value2

Bit TSF is cleared.

End of enumeration elements list.

CTFF : Clear (Extended) Time Frame Interrupt Flag
bits : 17 - 16 (0 bit)
access : write-only

Enumeration:

#0 : value1

No action.

#1 : value2

Bit TFF is cleared.

End of enumeration elements list.

CTPF : Clear Autoscan Time Period Interrupt Flag
bits : 18 - 17 (0 bit)
access : write-only

Enumeration:

#0 : value1

No action.

#1 : value2

Bit TPF is cleared.

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.