\n

LTBC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected

Registers

LTBR

LTBADJ

LTBINT

LTBCINTST


LTBR

Low-speed time base counter register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LTBR LTBR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 T128HZ T64HZ T32HZ T16HZ T8HZ T4HZ T2HZ T1HZ

T128HZ : -
bits : 0 - 0 (1 bit)
access : read-write

T64HZ : -
bits : 1 - 2 (2 bit)
access : read-write

T32HZ : -
bits : 2 - 4 (3 bit)
access : read-write

T16HZ : -
bits : 3 - 6 (4 bit)
access : read-write

T8HZ : -
bits : 4 - 8 (5 bit)
access : read-write

T4HZ : -
bits : 5 - 10 (6 bit)
access : read-write

T2HZ : -
bits : 6 - 12 (7 bit)
access : read-write

T1HZ : -
bits : 7 - 14 (8 bit)
access : read-write


LTBADJ

Low-speed time base counter frequency adjustment register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LTBADJ LTBADJ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LADJ

LADJ : -
bits : 0 - 10 (11 bit)
access : read-write


LTBINT

Low-speed time base counter interrupt select resister
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LTBINT LTBINT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LTI0S LTI1S LTI2S

LTI0S : -
bits : 0 - 3 (4 bit)
access : read-write

LTI1S : -
bits : 4 - 11 (8 bit)
access : read-write

LTI2S : -
bits : 8 - 19 (12 bit)
access : read-write


LTBCINTST

Low-speed time base counter interrupt status register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LTBCINTST LTBCINTST read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LTBINT0 LTBINT1 LTBINT2

LTBINT0 : -
bits : 0 - 0 (1 bit)
access : read-write

LTBINT1 : -
bits : 1 - 2 (2 bit)
access : read-write

LTBINT2 : -
bits : 2 - 4 (3 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.