\n
address_offset : 0x0 Bytes (0x0)
size : 0xFC byte (0x0)
mem_usage : registers
protection : not protected
Timer 0 data register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnD : -
bits : 0 - 15 (16 bit)
access : read-write
Timer 1 data register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmD : -
bits : 0 - 7 (8 bit)
access : read-write
Timer 1 counter register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmC : -
bits : 0 - 7 (8 bit)
access : read-write
Timer 1 control register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmCS : -
bits : 0 - 1 (2 bit)
access : read-write
TmDIV : -
bits : 4 - 10 (7 bit)
access : read-write
TmOST : -
bits : 8 - 16 (9 bit)
access : read-write
Timer 2 data register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnD : -
bits : 0 - 15 (16 bit)
access : read-write
Timer 2 counter register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnC : -
bits : 0 - 15 (16 bit)
access : read-write
Timer 2 control register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnCS : -
bits : 0 - 1 (2 bit)
access : read-write
TnDIV : -
bits : 4 - 10 (7 bit)
access : read-write
TnOST : -
bits : 8 - 16 (9 bit)
access : read-write
TnmM16 : -
bits : 12 - 24 (13 bit)
access : read-write
Timer 3 data register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmD : -
bits : 0 - 7 (8 bit)
access : read-write
Timer 3 counter register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmC : -
bits : 0 - 7 (8 bit)
access : read-write
Timer 3 control register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmCS : -
bits : 0 - 1 (2 bit)
access : read-write
TmDIV : -
bits : 4 - 10 (7 bit)
access : read-write
TmOST : -
bits : 8 - 16 (9 bit)
access : read-write
Timer 0 counter register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnC : -
bits : 0 - 15 (16 bit)
access : read-write
Timer 4 data register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnD : -
bits : 0 - 15 (16 bit)
access : read-write
Timer 4 counter register
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnC : -
bits : 0 - 15 (16 bit)
access : read-write
Timer 4 control register
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnCS : -
bits : 0 - 1 (2 bit)
access : read-write
TnDIV : -
bits : 4 - 10 (7 bit)
access : read-write
TnOST : -
bits : 8 - 16 (9 bit)
access : read-write
TnmM16 : -
bits : 12 - 24 (13 bit)
access : read-write
Timer 5 data register
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmD : -
bits : 0 - 7 (8 bit)
access : read-write
Timer 5 counter register
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmC : -
bits : 0 - 7 (8 bit)
access : read-write
Timer 5 control register
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmCS : -
bits : 0 - 1 (2 bit)
access : read-write
TmDIV : -
bits : 4 - 10 (7 bit)
access : read-write
TmOST : -
bits : 8 - 16 (9 bit)
access : read-write
Timer 6 data register
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnD : -
bits : 0 - 15 (16 bit)
access : read-write
Timer 6 counter register
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnC : -
bits : 0 - 15 (16 bit)
access : read-write
Timer 6 control register
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnCS : -
bits : 0 - 1 (2 bit)
access : read-write
TnDIV : -
bits : 4 - 10 (7 bit)
access : read-write
TnOST : -
bits : 8 - 16 (9 bit)
access : read-write
TnmM16 : -
bits : 12 - 24 (13 bit)
access : read-write
Timer 7 data register
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmD : -
bits : 0 - 7 (8 bit)
access : read-write
Timer 7 counter register
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmC : -
bits : 0 - 7 (8 bit)
access : read-write
Timer 7 control register
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TmCS : -
bits : 0 - 1 (2 bit)
access : read-write
TmDIV : -
bits : 4 - 10 (7 bit)
access : read-write
TmOST : -
bits : 8 - 16 (9 bit)
access : read-write
Timer 0 control register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TnCS : -
bits : 0 - 1 (2 bit)
access : read-write
TnDIV : -
bits : 4 - 10 (7 bit)
access : read-write
TnOST : -
bits : 8 - 16 (9 bit)
access : read-write
TnmM16 : -
bits : 12 - 24 (13 bit)
access : read-write
Timer start register
address_offset : 0xF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
T0RUN : -
bits : 0 - 0 (1 bit)
access : write-only
T1RUN : -
bits : 1 - 2 (2 bit)
access : write-only
T2RUN : -
bits : 2 - 4 (3 bit)
access : write-only
T3RUN : -
bits : 3 - 6 (4 bit)
access : write-only
T4RUN : -
bits : 4 - 8 (5 bit)
access : write-only
T5RUN : -
bits : 5 - 10 (6 bit)
access : write-only
T6RUN : -
bits : 6 - 12 (7 bit)
access : write-only
T7RUN : -
bits : 7 - 14 (8 bit)
access : write-only
Timer stop register
address_offset : 0xF4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
T0STP : -
bits : 0 - 0 (1 bit)
access : write-only
T1STP : -
bits : 1 - 2 (2 bit)
access : write-only
T2STP : -
bits : 2 - 4 (3 bit)
access : write-only
T3STP : -
bits : 3 - 6 (4 bit)
access : write-only
T4STP : -
bits : 4 - 8 (5 bit)
access : write-only
T5STP : -
bits : 5 - 10 (6 bit)
access : write-only
T6STP : -
bits : 6 - 12 (7 bit)
access : write-only
T7STP : -
bits : 7 - 14 (8 bit)
access : write-only
Timer status register
address_offset : 0xF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
T0STAT : -
bits : 0 - 0 (1 bit)
access : read-only
T1STAT : -
bits : 1 - 2 (2 bit)
access : read-only
T2STAT : -
bits : 2 - 4 (3 bit)
access : read-only
T3STAT : -
bits : 3 - 6 (4 bit)
access : read-only
T4STAT : -
bits : 4 - 8 (5 bit)
access : read-only
T5STAT : -
bits : 5 - 10 (6 bit)
access : read-only
T6STAT : -
bits : 6 - 12 (7 bit)
access : read-only
T7STAT : -
bits : 7 - 14 (8 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.