\n
address_offset : 0x0 Bytes (0x0)
size : 0x24 byte (0x0)
mem_usage : registers
protection : not protected
SIOF0 control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SF0SPE : -
bits : 0 - 0 (1 bit)
access : read-write
SF0MST : -
bits : 1 - 2 (2 bit)
access : read-write
SF0SIZ : -
bits : 2 - 4 (3 bit)
access : read-write
SF0MDFE : -
bits : 3 - 6 (4 bit)
access : read-write
SF0LSB : -
bits : 4 - 8 (5 bit)
access : read-write
SF0CPHA : -
bits : 5 - 10 (6 bit)
access : read-write
SF0CPOL : -
bits : 6 - 12 (7 bit)
access : read-write
SF0FICL : -
bits : 8 - 16 (9 bit)
access : read-write
SF0SSZ : -
bits : 9 - 18 (10 bit)
access : read-write
SF0SOZ : -
bits : 10 - 20 (11 bit)
access : read-write
SF0MOZ : -
bits : 11 - 22 (12 bit)
access : read-write
SIOF0 status register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SF0TFI : -
bits : 0 - 0 (1 bit)
access : read-only
SF0RFI : -
bits : 1 - 2 (2 bit)
access : read-only
SF0FI : -
bits : 2 - 4 (3 bit)
access : read-only
SF0ORF : -
bits : 3 - 6 (4 bit)
access : read-only
SF0MDF : -
bits : 4 - 8 (5 bit)
access : read-only
SF0SPIF : -
bits : 5 - 10 (6 bit)
access : read-only
SF0WOF : -
bits : 8 - 16 (9 bit)
access : read-only
SF0TFF : -
bits : 9 - 18 (10 bit)
access : read-only
SF0TFE : -
bits : 10 - 20 (11 bit)
access : read-only
SF0RFF : -
bits : 11 - 22 (12 bit)
access : read-only
SF0RFE : -
bits : 12 - 24 (13 bit)
access : read-only
SIOF0 status clear register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SF0TFC : -
bits : 0 - 0 (1 bit)
access : write-only
SF0RFC : -
bits : 1 - 2 (2 bit)
access : write-only
SF0FC : -
bits : 2 - 4 (3 bit)
access : write-only
SF0ORFC : -
bits : 3 - 6 (4 bit)
access : write-only
SF0MDFC : -
bits : 4 - 8 (5 bit)
access : write-only
SF0SPIFC : -
bits : 5 - 10 (6 bit)
access : write-only
SF0WOFC : -
bits : 8 - 16 (9 bit)
access : write-only
SIOF0 FIFO status register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SF0TFD : -
bits : 0 - 4 (5 bit)
access : read-only
SF0RFD : -
bits : 8 - 20 (13 bit)
access : read-only
SIOF0 write data register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SF0WD : -
bits : 0 - 15 (16 bit)
access : read-write
SIOF0 read data register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SF0RD : -
bits : 0 - 15 (16 bit)
access : read-only
SIOF0 interrupt control register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SF0TFIE : -
bits : 0 - 0 (1 bit)
access : read-write
SF0RFIE : -
bits : 1 - 2 (2 bit)
access : read-write
SF0FIE : -
bits : 2 - 4 (3 bit)
access : read-write
SF0ORIE : -
bits : 3 - 6 (4 bit)
access : read-write
SF0MFIE : -
bits : 4 - 8 (5 bit)
access : read-write
SF0TFIC : -
bits : 8 - 19 (12 bit)
access : read-write
SF0RFIC : -
bits : 12 - 27 (16 bit)
access : read-write
SIOF0 transfer interval control register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SF0DTL : -
bits : 0 - 8 (9 bit)
access : read-write
SIOF0 baud rate register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SF0BR : -
bits : 0 - 9 (10 bit)
access : read-write
SF0LEAD : -
bits : 12 - 25 (14 bit)
access : read-write
SF0LAG : -
bits : 14 - 29 (16 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.