\n

I2C

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected

Registers

I2C1RD

I2C1MOD

I2C1STA

I2C1SA

I2C1TD

I2C1CON


I2C1RD

I2C bus 1 receive data register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

I2C1RD I2C1RD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I21R

I21R : -
bits : 0 - 7 (8 bit)
access : read-only


I2C1MOD

I2C bus 1 mode register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

I2C1MOD I2C1MOD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I21EN I21MD I21DW

I21EN : -
bits : 0 - 0 (1 bit)
access : read-write

I21MD : -
bits : 1 - 2 (2 bit)
access : read-write

I21DW : -
bits : 2 - 5 (4 bit)
access : read-write


I2C1STA

I2C bus 1 status register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

I2C1STA I2C1STA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I21ACR I21ER

I21ACR : -
bits : 1 - 2 (2 bit)
access : read-only

I21ER : -
bits : 2 - 4 (3 bit)
access : read-only


I2C1SA

I2C bus 1 slave address register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

I2C1SA I2C1SA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I21RW I21A

I21RW : -
bits : 0 - 0 (1 bit)
access : read-write

I21A : -
bits : 1 - 8 (8 bit)
access : read-write


I2C1TD

I2C bus 1 transmit data register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

I2C1TD I2C1TD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I21T

I21T : -
bits : 0 - 7 (8 bit)
access : read-write


I2C1CON

I2C bus 1 control register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

I2C1CON I2C1CON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I21ST I21SP I21RS I21ACT

I21ST : -
bits : 0 - 0 (1 bit)
access : read-write

I21SP : -
bits : 1 - 2 (2 bit)
access : write-only

I21RS : -
bits : 2 - 4 (3 bit)
access : write-only

I21ACT : -
bits : 7 - 14 (8 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.