\n

RADC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x44 byte (0x0)
mem_usage : registers
protection : not protected

Registers

RADCA

RADTRG

RADCM0

RADCM1

RADCM2

RADCM3

RADCM4

RADCB

RADRC

RADMOD

RADCON


RADCA

-
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADCA RADCA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RADCAD

RADCAD : -
bits : 0 - 23 (24 bit)
access : read-write


RADTRG

-
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADTRG RADTRG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RAST0 RASTS

RAST0 : -
bits : 0 - 0 (1 bit)
access : read-write

RASTS : -
bits : 8 - 20 (13 bit)
access : read-write


RADCM0

-
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADCM0 RADCM0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RADCn OMn RADIn RADCVn RADVn

RADCn : -
bits : 0 - 23 (24 bit)
access : read-write

OMn : -
bits : 24 - 51 (28 bit)
access : read-write

RADIn : -
bits : 28 - 56 (29 bit)
access : read-write

RADCVn : -
bits : 29 - 58 (30 bit)
access : read-write

RADVn : -
bits : 31 - 62 (32 bit)
access : read-write


RADCM1

-
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADCM1 RADCM1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RADCn OMn RADIn RADCVn RADVn

RADCn : -
bits : 0 - 23 (24 bit)
access : read-write

OMn : -
bits : 24 - 51 (28 bit)
access : read-write

RADIn : -
bits : 28 - 56 (29 bit)
access : read-write

RADCVn : -
bits : 29 - 58 (30 bit)
access : read-write

RADVn : -
bits : 31 - 62 (32 bit)
access : read-write


RADCM2

-
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADCM2 RADCM2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RADCn OMn RADIn RADCVn RADVn

RADCn : -
bits : 0 - 23 (24 bit)
access : read-write

OMn : -
bits : 24 - 51 (28 bit)
access : read-write

RADIn : -
bits : 28 - 56 (29 bit)
access : read-write

RADCVn : -
bits : 29 - 58 (30 bit)
access : read-write

RADVn : -
bits : 31 - 62 (32 bit)
access : read-write


RADCM3

-
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADCM3 RADCM3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RADCn OMn RADIn RADCVn RADVn

RADCn : -
bits : 0 - 23 (24 bit)
access : read-write

OMn : -
bits : 24 - 51 (28 bit)
access : read-write

RADIn : -
bits : 28 - 56 (29 bit)
access : read-write

RADCVn : -
bits : 29 - 58 (30 bit)
access : read-write

RADVn : -
bits : 31 - 62 (32 bit)
access : read-write


RADCM4

-
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADCM4 RADCM4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RADCn OMn RADIn RADCVn RADVn

RADCn : -
bits : 0 - 23 (24 bit)
access : read-write

OMn : -
bits : 24 - 51 (28 bit)
access : read-write

RADIn : -
bits : 28 - 56 (29 bit)
access : read-write

RADCVn : -
bits : 29 - 58 (30 bit)
access : read-write

RADVn : -
bits : 31 - 62 (32 bit)
access : read-write


RADCB

-
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADCB RADCB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RADCBD

RADCBD : -
bits : 0 - 23 (24 bit)
access : read-write


RADRC

-
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADRC RADRC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RADCD

RADCD : -
bits : 0 - 23 (24 bit)
access : read-write


RADMOD

-
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADMOD RADMOD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OM RADI RACK

OM : -
bits : 0 - 3 (4 bit)
access : read-write

RADI : -
bits : 4 - 8 (5 bit)
access : read-write

RACK : -
bits : 5 - 12 (8 bit)
access : read-write


RADCON

-
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RADCON RADCON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RARUN

RARUN : -
bits : 0 - 0 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.