\n
address_offset : 0x0 Bytes (0x0)
size : 0x64 byte (0x0)
mem_usage : registers
protection : not protected
-
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRV : -
bits : 0 - 3 (4 bit)
access : read-only
PID : -
bits : 4 - 35 (32 bit)
access : read-only
-
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REMAP : -
bits : 0 - 3 (4 bit)
access : read-write
REMAP_EN : -
bits : 4 - 8 (5 bit)
access : read-write
-
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REMAP_BASE : -
bits : 12 - 41 (30 bit)
access : read-write
-
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MOP : -
bits : 0 - 3 (4 bit)
access : read-write
-
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DREQ0SEL : -
bits : 0 - 3 (4 bit)
access : read-write
DREQ1SEL : -
bits : 8 - 19 (12 bit)
access : read-write
-
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HLT : -
bits : 0 - 0 (1 bit)
access : read-write
DHLT : -
bits : 2 - 4 (3 bit)
access : read-write
HLTH : -
bits : 3 - 6 (4 bit)
access : read-write
-
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UDHEN : -
bits : 0 - 0 (1 bit)
access : read-write
UDHON : -
bits : 1 - 2 (2 bit)
access : read-write
LXTHVN : -
bits : 2 - 4 (3 bit)
access : read-write
-
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CTM0 : -
bits : 0 - 0 (1 bit)
access : read-write
CTM1 : -
bits : 1 - 2 (2 bit)
access : read-write
CTM2 : -
bits : 2 - 4 (3 bit)
access : read-write
CTM3 : -
bits : 3 - 6 (4 bit)
access : read-write
CTM4 : -
bits : 4 - 8 (5 bit)
access : read-write
CTM5 : -
bits : 5 - 10 (6 bit)
access : read-write
CTM6 : -
bits : 6 - 12 (7 bit)
access : read-write
CTM7 : -
bits : 7 - 14 (8 bit)
access : read-write
CFTM0 : -
bits : 8 - 16 (9 bit)
access : read-write
CFTM1 : -
bits : 9 - 18 (10 bit)
access : read-write
CFTM2 : -
bits : 10 - 20 (11 bit)
access : read-write
CFTM3 : -
bits : 11 - 22 (12 bit)
access : read-write
CSAD : -
bits : 13 - 26 (14 bit)
access : read-write
CRAD : -
bits : 14 - 28 (15 bit)
access : read-write
CTM1K : -
bits : 15 - 30 (16 bit)
access : read-write
CSIO0 : -
bits : 16 - 32 (17 bit)
access : read-write
CSIOF0 : -
bits : 17 - 34 (18 bit)
access : read-write
CUA0 : -
bits : 18 - 36 (19 bit)
access : read-write
CUAF0 : -
bits : 19 - 38 (20 bit)
access : read-write
CI2C1 : -
bits : 20 - 40 (21 bit)
access : read-write
CI2CF0 : -
bits : 21 - 42 (22 bit)
access : read-write
CAES : -
bits : 22 - 44 (23 bit)
access : read-write
CRND : -
bits : 23 - 46 (24 bit)
access : read-write
CUSB : -
bits : 24 - 48 (25 bit)
access : read-write
CLCD : -
bits : 25 - 50 (26 bit)
access : read-write
CRTC : -
bits : 26 - 52 (27 bit)
access : read-write
CVLS : -
bits : 27 - 54 (28 bit)
access : read-write
CDMAC : -
bits : 29 - 58 (30 bit)
access : read-write
CCMP0 : -
bits : 30 - 60 (31 bit)
access : read-write
CCMP1 : -
bits : 31 - 62 (32 bit)
access : read-write
-
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTM0 : -
bits : 0 - 0 (1 bit)
access : read-write
RTM1 : -
bits : 1 - 2 (2 bit)
access : read-write
RTM2 : -
bits : 2 - 4 (3 bit)
access : read-write
RTM3 : -
bits : 3 - 6 (4 bit)
access : read-write
RTM4 : -
bits : 4 - 8 (5 bit)
access : read-write
RTM5 : -
bits : 5 - 10 (6 bit)
access : read-write
RTM6 : -
bits : 6 - 12 (7 bit)
access : read-write
RTM7 : -
bits : 7 - 14 (8 bit)
access : read-write
RFTM0 : -
bits : 8 - 16 (9 bit)
access : read-write
RFTM1 : -
bits : 9 - 18 (10 bit)
access : read-write
RFTM2 : -
bits : 10 - 20 (11 bit)
access : read-write
RFTM3 : -
bits : 11 - 22 (12 bit)
access : read-write
RSAD : -
bits : 13 - 26 (14 bit)
access : read-write
RRAD : -
bits : 14 - 28 (15 bit)
access : read-write
RTM1K : -
bits : 15 - 30 (16 bit)
access : read-write
RSIO0 : -
bits : 16 - 32 (17 bit)
access : read-write
RSIOF0 : -
bits : 17 - 34 (18 bit)
access : read-write
RUA0 : -
bits : 18 - 36 (19 bit)
access : read-write
RUAF0 : -
bits : 19 - 38 (20 bit)
access : read-write
RI2C1 : -
bits : 20 - 40 (21 bit)
access : read-write
RI2CF0 : -
bits : 21 - 42 (22 bit)
access : read-write
RAES : -
bits : 22 - 44 (23 bit)
access : read-write
RRND : -
bits : 23 - 46 (24 bit)
access : read-write
RUSB : -
bits : 24 - 48 (25 bit)
access : read-write
RLCD : -
bits : 25 - 50 (26 bit)
access : read-write
RRTC : -
bits : 26 - 52 (27 bit)
access : read-write
RVLS : -
bits : 27 - 54 (28 bit)
access : read-write
RLLD : -
bits : 28 - 56 (29 bit)
access : read-write
RDMAC : -
bits : 29 - 58 (30 bit)
access : read-write
RCMP0 : -
bits : 30 - 60 (31 bit)
access : read-write
RCMP1 : -
bits : 31 - 62 (32 bit)
access : read-write
-
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PDEN : -
bits : 0 - 0 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.