\n

Power Manager

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x40 byte (0x0)
mem_usage : registers
protection : not protected

Registers

REG0

REG4

REG5

REG6

REG7

FLAGS

MSK_FLAGS

REG1

REG2

REG3


REG0

Power Sequencer Control Register 0
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG0 REG0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_lp1 pwr_first_boot pwr_sys_reboot pwr_flashen_run pwr_flashen_slp pwr_retregen_run pwr_retregen_slp pwr_roen_run pwr_roen_slp pwr_nren_run pwr_nren_slp pwr_rtcen_run pwr_rtcen_slp pwr_svm12en_run pwr_svm18en_run pwr_svmrtcen_run pwr_svm_vddb_run pwr_svmtvdd12en_run pwr_vdd12_swen_run pwr_vdd12_swen_slp pwr_vdd18_swen_run pwr_vdd18_swen_slp pwr_tvdd12_swen_run pwr_tvdd12_swen_slp

pwr_lp1 : Shutdown Power Mode Select
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_first_boot : Wake on First Boot
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_sys_reboot : Firmware System Reboot Request
bits : 2 - 4 (3 bit)
access : write-only

Enumeration:

End of enumeration elements list.

pwr_flashen_run : Enable Flash Operation during Run Mode
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_flashen_slp : Enable Flash Operation during Sleep Mode
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_retregen_run : Enable Retention Regulator Operation during Run Mode
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_retregen_slp : Enable Retention Regulator Operation during Sleep Mode
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_roen_run : Enable 96MHz System Relaxation Oscillator in Run Mode
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_roen_slp : Enable 96MHz System Relaxation Oscillator in Sleep Mode
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_nren_run : Enable Nano Oscillator in Run Mode
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_nren_slp : Enable Nano Oscillator in Sleep Mode
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_rtcen_run : Enable Real Time Clock Operation during Run Mode
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_rtcen_slp : Enable Real Time Clock Operation during Sleep Mode
bits : 12 - 24 (13 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_svm12en_run : Enable VDD12_SW SVM operation during Run Mode
bits : 13 - 26 (14 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_svm18en_run : Enable VDD18_SW SVM operation during Run Mode
bits : 15 - 30 (16 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_svmrtcen_run : Enable VRTC SVM operation during Run Mode
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_svm_vddb_run : Enable VDDB SVM operation during Run Mode
bits : 19 - 38 (20 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_svmtvdd12en_run : Enable TVDD12 SVM operation during Run Mode
bits : 21 - 42 (22 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vdd12_swen_run : Enable VDD12 switching during Run Mode
bits : 23 - 46 (24 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vdd12_swen_slp : Enable VDD12 switching during Sleep Mode
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vdd18_swen_run : Enable VDD18 switching during Run Mode
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vdd18_swen_slp : Enable VDD18 switching during Sleep Mode
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_tvdd12_swen_run : Enable TVDD12 switching during Run Mode
bits : 27 - 54 (28 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_tvdd12_swen_slp : Enable TVDD12 switching during Sleep Mode
bits : 28 - 56 (29 bit)
access : read-write

Enumeration:

End of enumeration elements list.


REG4

Power Sequencer Control Register 4 (Internal Test Only)
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG4 REG4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_tm_ps_2_gpio pwr_tm_fast_timers pwr_usb_dis_comp pwr_ro_tstclk_en pwr_nr_clk_gate_en pwr_ext_clk_in_en pwr_pseq_32k_en

pwr_tm_ps_2_gpio : Internal Use Only
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_tm_fast_timers : Internal Use Only
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_usb_dis_comp : Internal Use Only
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_ro_tstclk_en : Internal Use Only
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_nr_clk_gate_en : Internal Use Only
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_ext_clk_in_en : Internal Use Only
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_pseq_32k_en : Internal Use Only
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.


REG5

Power Sequencer Control Register 5 (Trim 0)
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG5 REG5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_trim_svm_bg pwr_trim_bias pwr_trim_retreg pwr_rtc_trim

pwr_trim_svm_bg : Power Manager Bandgap trim setting
bits : 0 - 8 (9 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_trim_bias : Power Manager Bias Current trim setting
bits : 9 - 23 (15 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_trim_retreg : Retention Regulator trim setting
bits : 15 - 35 (21 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_rtc_trim : Real Time Clock trim setting
bits : 21 - 45 (25 bit)
access : read-write

Enumeration:

End of enumeration elements list.


REG6

Power Sequencer Control Register 6 (Trim 1)
address_offset : 0x18 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG6 REG6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_trim_usb_bias pwr_trim_usb_pm_res pwr_trim_usb_dm_res pwr_trim_osc_vref pwr_trim_crypto_osc

pwr_trim_usb_bias : USB Bias Current trim setting
bits : 0 - 2 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_trim_usb_pm_res : USB Data Plus Slew Rate trim setting
bits : 3 - 9 (7 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_trim_usb_dm_res : USB Data Minus Slew Rate trim setting
bits : 7 - 17 (11 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_trim_osc_vref : Relaxation Oscillator trim setting
bits : 11 - 30 (20 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_trim_crypto_osc : Crypto Oscillator trim setting
bits : 20 - 48 (29 bit)
access : read-write

Enumeration:

End of enumeration elements list.


REG7

Power Sequencer Control Register 7
address_offset : 0x1C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG7 REG7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_flash_pd_lookahead

pwr_flash_pd_lookahead : Flash Powerdown Lookahead Flag
bits : 0 - 0 (1 bit)
access : read-only

Enumeration:

End of enumeration elements list.


FLAGS

Power Sequencer Flags
address_offset : 0x20 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FLAGS FLAGS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_first_boot pwr_sys_reboot pwr_power_fail pwr_boot_fail pwr_flash_discharge pwr_iowakeup pwr_vdd12_rst_bad pwr_vdd18_rst_bad pwr_vrtc_rst_bad pwr_vddb_rst_bad pwr_tvdd12_rst_bad pwr_por18z_fail_latch rtc_cmpr0 rtc_cmpr1 rtc_prescale_cmp rtc_rollover pwr_usb_plug_wakeup pwr_usb_remove_wakeup pwr_tvdd12_bad

pwr_first_boot : Initial Boot event detected flag
bits : 0 - 0 (1 bit)
access : read-only

Enumeration:

End of enumeration elements list.

pwr_sys_reboot : Firmware Reset event detected flag
bits : 1 - 2 (2 bit)
access : read-only

Enumeration:

End of enumeration elements list.

pwr_power_fail : Power Fail event detected flag
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_boot_fail : Boot Fail event detected flag
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_flash_discharge : Flash Discharged During Powerfail event detected flag
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_iowakeup : GPIO Wakeup event detected flag
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vdd12_rst_bad : VDD12_SW Comparator Tripped event detected flag
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vdd18_rst_bad : VDD18_SW Comparator Tripped event detected flag
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vrtc_rst_bad : VRTC Comparator Tripped event detected flag
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vddb_rst_bad : VDDB Comparator Tripped event detected flag
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_tvdd12_rst_bad : TVDD12 Comparator Tripped event detected flag
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_por18z_fail_latch : POR18 and POR18_bg have been tripped
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rtc_cmpr0 : RTC Comparator 0 Match event detected flag
bits : 12 - 24 (13 bit)
access : read-only

Enumeration:

End of enumeration elements list.

rtc_cmpr1 : RTC Comparator 1 Match event detected flag
bits : 13 - 26 (14 bit)
access : read-only

Enumeration:

End of enumeration elements list.

rtc_prescale_cmp : RTC Prescale Comparator Match event detected flag
bits : 14 - 28 (15 bit)
access : read-only

Enumeration:

End of enumeration elements list.

rtc_rollover : RTC Rollover event detected flag
bits : 15 - 30 (16 bit)
access : read-only

Enumeration:

End of enumeration elements list.

pwr_usb_plug_wakeup : USB Power Connect Wakeup event detected flag
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_usb_remove_wakeup : USB Power Remove Wakeup event detected flag
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_tvdd12_bad : Retention Regulator POR Tripped event detected flag
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

End of enumeration elements list.


MSK_FLAGS

Power Sequencer Flags Mask Register
address_offset : 0x24 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MSK_FLAGS MSK_FLAGS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_sys_reboot pwr_power_fail pwr_boot_fail pwr_flash_discharge pwr_iowakeup pwr_vdd12_rst_bad pwr_vdd18_rst_bad pwr_vrtc_rst_bad pwr_vddb_rst_bad pwr_tvdd12_rst_bad pwr_por18z_fail_latch rtc_cmpr0 rtc_cmpr1 rtc_prescale_cmp rtc_rollover pwr_usb_plug_wakeup pwr_usb_remove_wakeup pwr_tvdd12_bad

pwr_sys_reboot : Mask for system reboot detect
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_power_fail : Mask for previous power fail detect
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_boot_fail : Mask for previous boot fail detect
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_flash_discharge : Mask for flash discharge event
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_iowakeup : Mask for GPIO wakeup event detect
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vdd12_rst_bad : Mask for VDD12 rst event
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vdd18_rst_bad : Mask for VDD18 rst event
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vrtc_rst_bad : Mask for VRTC rst event
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vddb_rst_bad : Mask for VDDB rst event
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_tvdd12_rst_bad : Mask for TVDD12 rst event
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_por18z_fail_latch : Mask for POR18 powerfail event
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rtc_cmpr0 : Mask for RTC compare 0 event
bits : 12 - 24 (13 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rtc_cmpr1 : Mask for RTC compare 1 event
bits : 13 - 26 (14 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rtc_prescale_cmp : Mask for RTC prescale compare event
bits : 14 - 28 (15 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rtc_rollover : Mask for RTC rollover event
bits : 15 - 30 (16 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_usb_plug_wakeup : Mask for USB plug connect event
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_usb_remove_wakeup : Mask for USB plug disconnect event
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_tvdd12_bad : Mask for TVDD12 power fail event
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

End of enumeration elements list.


REG1

Power Sequencer Control Register 1
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG1 REG1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_clr_io_event_latch pwr_clr_io_cfg_latch pwr_mbus_gate pwr_discharge_en pwr_tvdd12_well

pwr_clr_io_event_latch : Clear all GPIO Event Seen Latches
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_clr_io_cfg_latch : Clear all GPIO Configuration Latches
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_mbus_gate : Freeze GPIO MBus State
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_discharge_en : Enable Flash Discharge During Powerfail Event
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_tvdd12_well : TVDD12 Well Switch
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.


REG2

Power Sequencer Control Register 2
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG2 REG2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_vdd12_hyst pwr_vdd18_hyst pwr_vrtc_hyst pwr_vddb_hyst pwr_tvdd12_hyst

pwr_vdd12_hyst : VDD12_SW Comparator Hysteresis Setting
bits : 0 - 1 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vdd18_hyst : VDD18_SW Comparator Hysteresis Setting
bits : 2 - 5 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vrtc_hyst : VRTC Comparator Hysteresis Setting
bits : 4 - 9 (6 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_vddb_hyst : VDDB Comparator Hysteresis Setting
bits : 6 - 13 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_tvdd12_hyst : TVDD12 Comparator Hysteresis Setting
bits : 8 - 17 (10 bit)
access : read-write

Enumeration:

End of enumeration elements list.


REG3

Power Sequencer Control Register 3
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG3 REG3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwr_rosel pwr_fltrrosel pwr_svm_clk_mux pwr_ro_clk_mux pwr_failsel

pwr_rosel : Relaxation Oscillator Stable Timeout
bits : 0 - 2 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_fltrrosel : Window of time power must be valid before entering Run mode.
bits : 3 - 8 (6 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_svm_clk_mux : SVM Clock Mux
bits : 6 - 13 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_ro_clk_mux : Relaxation Clock Mux
bits : 8 - 17 (10 bit)
access : read-write

Enumeration:

End of enumeration elements list.

pwr_failsel : Timeout before rebooting during PowerFail/BootFail events.
bits : 10 - 22 (13 bit)
access : read-write

Enumeration:

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.