\n

NBBFC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected

Registers

REG0

REG1

REG2

REG3


REG0

Register 0.
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG0 REG0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 USBRCKSEL I2C0DGEN0 I2C0DGEN1 I2C1DGEN0 I2C1DGEN1

USBRCKSEL : USB External Core Clock Select.
bits : 16 - 16 (1 bit)

Enumeration:

0 : sys

Generated clock from system clock.

1 : dig

Digital clock from a GPIO.

End of enumeration elements list.

I2C0DGEN0 : I2C0 SDA Pad Deglitcher enable.
bits : 20 - 20 (1 bit)

Enumeration:

0 : dis

Deglitcher disabled.

1 : en

Deglitcher enabled.

End of enumeration elements list.

I2C0DGEN1 : I2C0 SCL Pad Deglitcher enable.
bits : 21 - 21 (1 bit)

Enumeration:

0 : dis

Deglitcher disabled.

1 : en

Deglitcher enabled.

End of enumeration elements list.

I2C1DGEN0 : I2C1 SDA Pad Deglitcher enable.
bits : 22 - 22 (1 bit)

Enumeration:

0 : dis

Deglitcher disabled.

1 : en

Deglitcher enabled.

End of enumeration elements list.

I2C1DGEN1 : I2C1 SCL Pad Deglitcher enable.
bits : 23 - 23 (1 bit)

Enumeration:

0 : dis

Deglitcher disabled.

1 : en

Deglitcher enabled.

End of enumeration elements list.


REG1

Register 1.
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG1 REG1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ACEN ACRUN LDTRM GAININV ATOMIC MU

ACEN : Auto-calibration Enable.
bits : 0 - 0 (1 bit)

Enumeration:

0 : dis

Disabled.

1 : en

Enabled.

End of enumeration elements list.

ACRUN : Autocalibration Run.
bits : 1 - 1 (1 bit)

Enumeration:

0 : not

Not Running.

1 : run

Running.

End of enumeration elements list.

LDTRM : Load Trim.
bits : 2 - 2 (1 bit)

GAININV : Invert Gain.
bits : 3 - 3 (1 bit)

Enumeration:

0 : not

Not Running.

1 : run

Running.

End of enumeration elements list.

ATOMIC : Atomic mode.
bits : 4 - 4 (1 bit)

Enumeration:

0 : not

Not Running.

1 : run

Running.

End of enumeration elements list.

MU : MU value.
bits : 8 - 19 (12 bit)


REG2

Register 2.
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG2 REG2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INITTRM MINTRM MAXTRM

INITTRM : Initial Trim Setting.
bits : 0 - 8 (9 bit)

MINTRM : Minimum Trim Setting.
bits : 10 - 18 (9 bit)

MAXTRM : Maximum Trim Setting.
bits : 20 - 28 (9 bit)


REG3

Register 3.
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REG3 REG3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DONECNT

DONECNT : Auto-callibration Done Counter Setting.
bits : 0 - 7 (8 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.