\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected
UART5 SR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PE : PE
bits : 0 - 0 (1 bit)
access : read-only
FE : FE
bits : 1 - 1 (1 bit)
access : read-only
NE : NE
bits : 2 - 2 (1 bit)
access : read-only
ORE : ORE
bits : 3 - 3 (1 bit)
access : read-only
IDLE : IDLE
bits : 4 - 4 (1 bit)
access : read-only
RXNE : RXNE
bits : 5 - 5 (1 bit)
access : read-write
TC : TC
bits : 6 - 6 (1 bit)
access : read-write
TXE : TXE
bits : 7 - 7 (1 bit)
access : read-only
LBD : LBD
bits : 8 - 8 (1 bit)
access : read-write
UART5 CR2
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 3 (4 bit)
LBDL : LBDL
bits : 5 - 5 (1 bit)
LBDIE : LBDIE
bits : 6 - 6 (1 bit)
STOP : STOP
bits : 12 - 13 (2 bit)
LINEN : LINEN
bits : 14 - 14 (1 bit)
UART5 CR3
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EIE : Error interrupt enable
bits : 0 - 0 (1 bit)
IREN : IrDA mode enable
bits : 1 - 1 (1 bit)
IRLP : IrDA low-power
bits : 2 - 2 (1 bit)
HDSEL : Half-duplex selection
bits : 3 - 3 (1 bit)
DMAT : DMA enable transmitter
bits : 7 - 7 (1 bit)
UART5 DR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DR : DR
bits : 0 - 8 (9 bit)
UART5 BRR
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DIV_Fraction : DIV_Fraction
bits : 0 - 3 (4 bit)
DIV_Mantissa : DIV_Mantissa
bits : 4 - 15 (12 bit)
UART5 CR1
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SBK : SBK
bits : 0 - 0 (1 bit)
RWU : RWU
bits : 1 - 1 (1 bit)
RE : RE
bits : 2 - 2 (1 bit)
TE : TE
bits : 3 - 3 (1 bit)
IDLEIE : IDLEIE
bits : 4 - 4 (1 bit)
RXNEIE : RXNEIE
bits : 5 - 5 (1 bit)
TCIE : TCIE
bits : 6 - 6 (1 bit)
TXEIE : TXEIE
bits : 7 - 7 (1 bit)
PEIE : PEIE
bits : 8 - 8 (1 bit)
PS : PS
bits : 9 - 9 (1 bit)
PCE : PCE
bits : 10 - 10 (1 bit)
WAKE : WAKE
bits : 11 - 11 (1 bit)
M : M
bits : 12 - 12 (1 bit)
UE : UE
bits : 13 - 13 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.