\n

FLASH

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected

Registers

ACR

CR

AR

OBR

WRPR

KEYR

OPTKEYR

SR


ACR

Flash access control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ACR ACR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LATENCY HLFCYA PRFTBE PRFTBS

LATENCY : Latency
bits : 0 - 2 (3 bit)
access : read-write

HLFCYA : Flash half cycle access enable
bits : 3 - 3 (1 bit)
access : read-write

PRFTBE : Prefetch buffer enable
bits : 4 - 4 (1 bit)
access : read-write

PRFTBS : Prefetch buffer status
bits : 5 - 5 (1 bit)
access : read-only


CR

Control register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG PER MER OPTPG OPTER STRT LOCK OPTWRE ERRIE EOPIE

PG : Programming
bits : 0 - 0 (1 bit)

PER : Page Erase
bits : 1 - 1 (1 bit)

MER : Mass Erase
bits : 2 - 2 (1 bit)

OPTPG : Option byte programming
bits : 4 - 4 (1 bit)

OPTER : Option byte erase
bits : 5 - 5 (1 bit)

STRT : Start
bits : 6 - 6 (1 bit)

LOCK : Lock
bits : 7 - 7 (1 bit)

OPTWRE : Option bytes write enable
bits : 9 - 9 (1 bit)

ERRIE : Error interrupt enable
bits : 10 - 10 (1 bit)

EOPIE : End of operation interrupt enable
bits : 12 - 12 (1 bit)


AR

Flash address register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

AR AR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FAR

FAR : Flash Address
bits : 0 - 31 (32 bit)


OBR

Option byte register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

OBR OBR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPTERR RDPRT WDG_SW nRST_STOP nRST_STDBY Data0 Data1

OPTERR : Option byte error
bits : 0 - 0 (1 bit)

RDPRT : Read protection
bits : 1 - 1 (1 bit)

WDG_SW : WDG_SW
bits : 2 - 2 (1 bit)

nRST_STOP : nRST_STOP
bits : 3 - 3 (1 bit)

nRST_STDBY : nRST_STDBY
bits : 4 - 4 (1 bit)

Data0 : Data0
bits : 10 - 17 (8 bit)

Data1 : Data1
bits : 18 - 25 (8 bit)


WRPR

Write protection register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

WRPR WRPR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WRP

WRP : Write protect
bits : 0 - 31 (32 bit)


KEYR

Flash key register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

KEYR KEYR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 KEY

KEY : FPEC key
bits : 0 - 31 (32 bit)


OPTKEYR

Flash option key register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

OPTKEYR OPTKEYR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPTKEY

OPTKEY : Option byte key
bits : 0 - 31 (32 bit)


SR

Status register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR SR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BSY PGERR WRPRTERR EOP

BSY : Busy
bits : 0 - 0 (1 bit)
access : read-only

PGERR : Programming error
bits : 2 - 2 (1 bit)
access : read-write

WRPRTERR : Write protection error
bits : 4 - 4 (1 bit)
access : read-write

EOP : End of operation
bits : 5 - 5 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.