Embeetle, an IDE designed from scratch for embedded software developers.address_offset : 0x0 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
Watchdog Timer Control Register
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTR : Clear Watchdog Timer (Write-protection Bit)\nSet this bit will clear the Watchdog timer.\nNote: This bit will be automatically cleared by hardware.
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
No effect
#1 : 1
Reset the contents of the Watchdog timer
End of enumeration elements list.
WTRE : Watchdog Timer Reset Enable (Write-protection Bit)\nSetting this bit will enable the Watchdog timer reset function.\n
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
Watchdog timer reset function Disabled
#1 : 1
Watchdog timer reset function Enabled
End of enumeration elements list.
WTRF : Watchdog Timer Reset Flag\nWhen the Watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it manually by writing 1 to it. If WTRE is disabled, then the Watchdog timer has no effect on this bit.\nNote: This bit is cleared by writing 1 to this bit.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
Watchdog timer reset did not occur
#1 : 1
Watchdog timer reset occurred
End of enumeration elements list.
WTIF : Watchdog Timer Interrupt Flag\nIf the Watchdog timer interrupt is enabled, this bit will be set to indicate that Watchdog timer interrupt has occurred.\nNote: This bit is cleared by writing 1 to this bit.
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
#0 : 0
Watchdog timer interrupt did not occur
#1 : 1
Watchdog timer interrupt occurred
End of enumeration elements list.
WTWKE : Watchdog Timer Wake-up Function Enable bit (Write-protection Bit)\nNote: Chip can be woken up by WDT only if WDT clock source selects RC10K.
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
#0 : 0
Watchdog timer Wake-up chip function Disabled
#1 : 1
Wake-up function Enabled so that Watchdog timer timeout can wake-up chip from Power-down mode
End of enumeration elements list.
WTWKF : Watchdog Timer Wake-up Flag\nIf Watchdog timer causes chip wakes up from Power-down mode, this bit will be set to high. It must be cleared by software with a write 1 to this bit.\n
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
#0 : 0
Watchdog timer does not cause chip wake-up
#1 : 1
Chip wake-up from Idle or Power-down mode by Watchdog timeout
End of enumeration elements list.
WTIE : Watchdog Timer Interrupt Enable (Write-protection Bit)\n
bits : 6 - 6 (1 bit)
access : read-write
Enumeration:
#0 : 0
Watchdog timer interrupt Disabled
#1 : 1
Watchdog timer interrupt Enabled
End of enumeration elements list.
WTE : Watchdog Timer Enable (Write-protection Bit)\n
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
Watchdog timer Disabled (This action will reset the internal counter)
#1 : 1
Watchdog timer Enabled
End of enumeration elements list.
WTIS : Watchdog Timer Interval Selection (Write-protection Bits)\n
bits : 8 - 10 (3 bit)
access : read-write
DBGACK_WDT : ICE Debug Mode Acknowledge Disable (Write-protection Bit)\nWatchdog Timer counter will keep going no matter ICE debug mode acknowledged or not.
bits : 31 - 31 (1 bit)
access : read-write
Enumeration:
#0 : 0
ICE debug mode acknowledgement affects Watchdog Timer counting
#1 : 1
ICE debug mode acknowledgement disabled
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.