\n

PGA

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected

Registers

PGA_CTL (CTL)

OP_CTL

PGA_CAL (CAL)

OP12_CAL


PGA_CTL (CTL)

Programmable Gain Amplifier Control Register
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PGA_CTL PGA_CTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OP1_NNCODE OP1_NPCODE OP1_PNCODE OP1_PPCODE OP2_NNCODE OP2_NPCODE OP2_PNCODE OP2_PPCODE

OP1_NNCODE : OP1 calibration NNCODE
bits : 0 - 3 (4 bit)
access : read-write

OP1_NPCODE : OP1 calibration NPCODE
bits : 4 - 7 (4 bit)
access : read-write

OP1_PNCODE : OP1 calibration PNCODE
bits : 8 - 11 (4 bit)
access : read-write

OP1_PPCODE : OP1 calibration PPCODE
bits : 12 - 15 (4 bit)
access : read-write

OP2_NNCODE : OP2 calibration NNCODE
bits : 16 - 19 (4 bit)
access : read-write

OP2_NPCODE : OP2 calibration NPCODE
bits : 20 - 23 (4 bit)
access : read-write

OP2_PNCODE : OP2 calibration PNCODE
bits : 24 - 27 (4 bit)
access : read-write

OP2_PPCODE : OP2 calibration PPCODE
bits : 28 - 31 (4 bit)
access : read-write


OP_CTL

Output Amplifier Control Register
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OP_CTL OP_CTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PGA_CAL (CAL)

Offset Trim Control Register
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PGA_CAL PGA_CAL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

OP12_CAL

Offset Trim Control Register
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OP12_CAL OP12_CAL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.