\n
address_offset : 0x0 Bytes (0x0)
size : 0x3851 byte (0x0)
mem_usage : registers
protection : not protected
TIM1_CCMR1_Input (CCMR1_Input)
TIM1_CCMR1_Output (CCMR1_Output)
TIM1_CCMR2_Input (CCMR2_Input)
TIM1_CCMR2_Output (CCMR2_Output)
TIM Interrupt Status Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UIF : UIF
bits : 0 - 0 (1 bit)
access : read-write
CC1IF : CC1IF
bits : 1 - 1 (1 bit)
access : read-write
CC2IF : CC2IF
bits : 2 - 2 (1 bit)
access : read-write
CC3IF : CC3IF
bits : 3 - 3 (1 bit)
access : read-write
CC4IF : CC4IF
bits : 4 - 4 (1 bit)
access : read-write
TIF : TIF
bits : 6 - 6 (1 bit)
access : read-write
RSVD : RSVD
bits : 8 - 12 (5 bit)
access : read-only
TIM interrupt missed register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RSVD : RSVD
bits : 0 - 6 (7 bit)
access : read-only
CC1IM : CC1IM
bits : 9 - 9 (1 bit)
access : read-write
CC2IM : CC2IM
bits : 10 - 10 (1 bit)
access : read-write
CC3IM : CC3IM
bits : 11 - 11 (1 bit)
access : read-write
CC4IM : CC4IM
bits : 12 - 12 (1 bit)
access : read-write
control register 1
address_offset : 0x3800 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CEN : CEN
bits : 0 - 0 (1 bit)
UDIS : UDIS
bits : 1 - 1 (1 bit)
URS : URS
bits : 2 - 2 (1 bit)
OPM : OPM
bits : 3 - 3 (1 bit)
DIR : DIR
bits : 4 - 4 (1 bit)
CMS : CMS
bits : 5 - 6 (2 bit)
ARBE : ARBE
bits : 7 - 7 (1 bit)
control register 2
address_offset : 0x3804 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MMS : MMS
bits : 4 - 6 (3 bit)
TI1S : TI1S
bits : 7 - 7 (1 bit)
slave Mode Control register
address_offset : 0x3808 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SMS : SMS
bits : 0 - 2 (3 bit)
TS : TS
bits : 4 - 6 (3 bit)
MSM : MSM
bits : 7 - 7 (1 bit)
ETF : ETF
bits : 8 - 11 (4 bit)
ETPS : ETPS
bits : 12 - 13 (2 bit)
ECE : ECE
bits : 14 - 14 (1 bit)
ETP : ETP
bits : 15 - 15 (1 bit)
TIM event generation register
address_offset : 0x3814 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
UG : UG
bits : 0 - 0 (1 bit)
CC1G : CC1G
bits : 1 - 1 (1 bit)
CC2G : CC2G
bits : 2 - 2 (1 bit)
CC3G : CC3G
bits : 3 - 3 (1 bit)
CC4G : CC4G
bits : 4 - 4 (1 bit)
TG : TG
bits : 6 - 6 (1 bit)
capture/compare mode register 1 (Input mode)
address_offset : 0x3818 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CC1S : CC1S
bits : 0 - 1 (2 bit)
IC1PSC : IC1PSC
bits : 2 - 3 (2 bit)
IC1F : IC1F
bits : 4 - 7 (4 bit)
CC2S : CC2S
bits : 8 - 9 (2 bit)
IC2PSC : IC2PSC
bits : 10 - 11 (2 bit)
IC2F : IC2F
bits : 12 - 15 (4 bit)
capture/compare mode register 1 (output mode)
address_offset : 0x3818 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : TIM1_CCMR1_Input
reset_Mask : 0x0
CC1S : CC1S
bits : 0 - 1 (2 bit)
OC1FE : OC1FE
bits : 2 - 2 (1 bit)
OC1PE : OC1PE
bits : 3 - 3 (1 bit)
OC1M : OC1M
bits : 4 - 6 (3 bit)
CC2S : CC2S
bits : 8 - 9 (2 bit)
OC2FE : OC2FE
bits : 10 - 10 (1 bit)
OC2PE : OC2PE
bits : 11 - 11 (1 bit)
OC2M : OC2M
bits : 12 - 14 (3 bit)
capture/compare mode register 2 (input mode)
address_offset : 0x381C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CC3S : CC3S
bits : 0 - 1 (2 bit)
IC3PSC : IC3PSC
bits : 2 - 3 (2 bit)
IC3F : IC3F
bits : 4 - 7 (4 bit)
CC4S : CC4S
bits : 8 - 9 (2 bit)
IC4PSC : IC4PSC
bits : 10 - 11 (2 bit)
IC4F : IC4F
bits : 12 - 15 (4 bit)
capture/compare mode register 2 (output mode)
address_offset : 0x381C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : TIM1_CCMR2_Input
reset_Mask : 0x0
CC3S : CC3S
bits : 0 - 1 (2 bit)
OC3FE : OC3FE
bits : 2 - 2 (1 bit)
OC3PE : OC3PE
bits : 3 - 3 (1 bit)
OC3M : OC3M
bits : 4 - 6 (3 bit)
CC4S : CC4S
bits : 8 - 9 (2 bit)
OC4FE : OC4FE
bits : 10 - 10 (1 bit)
OC4PE : OC4PE
bits : 11 - 11 (1 bit)
OC4M : OC4M
bits : 12 - 14 (3 bit)
TIM capture/compare enable register
address_offset : 0x3820 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CC1E : CC1E
bits : 0 - 0 (1 bit)
CC1P : CC1P
bits : 1 - 1 (1 bit)
CC2E : CC2E
bits : 4 - 4 (1 bit)
CC2P : CC2P
bits : 5 - 5 (1 bit)
CC3E : CC3E
bits : 8 - 8 (1 bit)
CC3P : CC3P
bits : 9 - 9 (1 bit)
CC4E : CC4E
bits : 12 - 12 (1 bit)
CC4P : CC4P
bits : 13 - 13 (1 bit)
TIM counter register
address_offset : 0x3824 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CNT : CNT
bits : 0 - 15 (16 bit)
TIM prescaler register
address_offset : 0x3828 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PSC : PSC
bits : 0 - 15 (16 bit)
TIM auto-reload register
address_offset : 0x382C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ARR : ARR
bits : 0 - 15 (16 bit)
IM capture/compare register 1
address_offset : 0x3834 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCR : CCR
bits : 0 - 15 (16 bit)
TIM capture/compare register 2
address_offset : 0x3838 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCR : CCR
bits : 0 - 15 (16 bit)
TIM capture/compare register 3
address_offset : 0x383C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCR : CCR
bits : 0 - 15 (16 bit)
TIM capture/compare register 4
address_offset : 0x3840 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCR : CCR
bits : 0 - 15 (16 bit)
TIM option register
address_offset : 0x3850 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTRIGSEL : EXTRIGSEL
bits : 0 - 1 (2 bit)
CLKMSKEN : CLKMSKEN
bits : 2 - 2 (1 bit)
ORRSVD : ORRSVD
bits : 3 - 3 (1 bit)
TIM Interrupt Enable Register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UIE : UIE
bits : 0 - 0 (1 bit)
CC1IE : CC1IE
bits : 1 - 1 (1 bit)
CC2IE : CC2IE
bits : 2 - 2 (1 bit)
CC3IE : CC3IE
bits : 3 - 3 (1 bit)
CC4IE : CC4IE
bits : 4 - 4 (1 bit)
TIE : TIE
bits : 6 - 6 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.