\n
address_offset : 0x0 Bytes (0x0)
size : 0x1405 byte (0x0)
mem_usage : registers
protection : not protected
EXTI pending register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTIC configuration register
address_offset : 0x1400 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO_SEL : GPIO_SEL
bits : 0 - 4 (5 bit)
EXTID configuration register
address_offset : 0x1404 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO_SEL : GPIO_SEL
bits : 0 - 4 (5 bit)
EXTIA trigger source register
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTMOD : INTMOD
bits : 5 - 7 (3 bit)
FILTEN : FILTEN
bits : 8 - 8 (1 bit)
EXTIB trigger source register
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTMOD : INTMOD
bits : 5 - 7 (3 bit)
FILTEN : FILTEN
bits : 8 - 8 (1 bit)
EXTIC trigger source register
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTMOD : INTMOD
bits : 5 - 7 (3 bit)
FILTEN : FILTEN
bits : 8 - 8 (1 bit)
EXTID trigger source register
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTMOD : INTMOD
bits : 5 - 7 (3 bit)
FILTEN : FILTEN
bits : 8 - 8 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.