\n
address_offset : 0x0 Bytes (0x0)
    size : 0x400 byte (0x0)
    mem_usage : registers
    protection : not protected
    
    Port A configuration register (Low)
    address_offset : 0x0 Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
CNFMODE0 : CNFMODE0
    bits : 0 - 3 (4 bit)
CNFMODE1 : CNFMODE1
    bits : 4 - 7 (4 bit)
CNFMODE2 : CNFMODE2
    bits : 8 - 11 (4 bit)
CNFMODE3 : CNFMODE3
    bits : 12 - 15 (4 bit)
    Port A bit set register
    address_offset : 0x10 Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
BS0 : BS0
    bits : 0 - 0 (1 bit)
BS1 : BS1
    bits : 1 - 1 (1 bit)
BS2 : BS2
    bits : 2 - 2 (1 bit)
BS3 : BS3
    bits : 3 - 3 (1 bit)
BS4 : BS4
    bits : 4 - 4 (1 bit)
BS5 : BS5
    bits : 5 - 5 (1 bit)
BS6 : BS6
    bits : 6 - 6 (1 bit)
BS7 : BS7
    bits : 7 - 7 (1 bit)
    Port A output clear register
    address_offset : 0x14 Bytes (0x0)
    size : 32 bit
    access : write-only
    reset_value : 0x0
    reset_Mask : 0x0
    
BR0 : BR0
    bits : 0 - 0 (1 bit)
BR1 : BR1
    bits : 1 - 1 (1 bit)
BR2 : BR2
    bits : 2 - 2 (1 bit)
BR3 : BR3
    bits : 3 - 3 (1 bit)
BR4 : BR4
    bits : 4 - 4 (1 bit)
BR5 : BR5
    bits : 5 - 5 (1 bit)
BR6 : BR6
    bits : 6 - 6 (1 bit)
BR7 : BR7
    bits : 7 - 7 (1 bit)
    Port A configuration register (High)
    address_offset : 0x4 Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
CNFMODE4 : CNFMODE4
    bits : 0 - 3 (4 bit)
CNFMODE5 : CNFMODE5
    bits : 4 - 7 (4 bit)
CNFMODE6 : CNFMODE6
    bits : 8 - 11 (4 bit)
CNFMODE7 : CNFMODE7
    bits : 12 - 15 (4 bit)
    Port A input data register
    address_offset : 0x8 Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
IDR0 : IDR0
    bits : 0 - 0 (1 bit)
IDR1 : IDR1
    bits : 1 - 1 (1 bit)
IDR2 : IDR2
    bits : 2 - 2 (1 bit)
IDR3 : IDR3
    bits : 3 - 3 (1 bit)
IDR4 : IDR4
    bits : 4 - 4 (1 bit)
IDR5 : IDR5
    bits : 5 - 5 (1 bit)
IDR6 : IDR6
    bits : 6 - 6 (1 bit)
IDR7 : IDR7
    bits : 7 - 7 (1 bit)
    Port A output data register
    address_offset : 0xC Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
ODR0 : ODR0
    bits : 0 - 0 (1 bit)
ODR1 : ODR1
    bits : 1 - 1 (1 bit)
ODR2 : ODR2
    bits : 2 - 2 (1 bit)
ODR3 : ODR3
    bits : 3 - 3 (1 bit)
ODR4 : ODR4
    bits : 4 - 4 (1 bit)
ODR5 : ODR5
    bits : 5 - 5 (1 bit)
ODR6 : ODR6
    bits : 6 - 6 (1 bit)
ODR7 : ODR7
    bits : 7 - 7 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by  Embeetle, an IDE designed from scratch for embedded software developers.
Embeetle, an IDE designed from scratch for embedded software developers.