\n
address_offset : 0x0 Bytes (0x0)
size : 0x7BDD byte (0x0)
mem_usage : registers
protection : not protected
Clock PC trace register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEL : selects PC_TRACE source on bb_debug GPIO pins
bits : 0 - 0 (1 bit)
GPIO debug configuration register
address_offset : 0x7BD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTREGEN : EXTREGEN
bits : 4 - 4 (1 bit)
DBGDIS : DBGDIS
bits : 5 - 5 (1 bit)
GPIO debug status register
address_offset : 0x7BDC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SWEN : SWEN
bits : 0 - 0 (1 bit)
FORCEDBG : FORCEDBG
bits : 1 - 1 (1 bit)
BOOTMODE : BOOTMODE
bits : 3 - 3 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.