\n

GPIO

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x7BDD byte (0x0)
mem_usage : registers
protection : not protected

Registers

GPIO_PCTRACECR

GPIO_DBGCR

GPIO_DBGSR


GPIO_PCTRACECR

Clock PC trace register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIO_PCTRACECR GPIO_PCTRACECR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEL

SEL : selects PC_TRACE source on bb_debug GPIO pins
bits : 0 - 0 (1 bit)


GPIO_DBGCR

GPIO debug configuration register
address_offset : 0x7BD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIO_DBGCR GPIO_DBGCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EXTREGEN DBGDIS

EXTREGEN : EXTREGEN
bits : 4 - 4 (1 bit)

DBGDIS : DBGDIS
bits : 5 - 5 (1 bit)


GPIO_DBGSR

GPIO debug status register
address_offset : 0x7BDC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

GPIO_DBGSR GPIO_DBGSR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SWEN FORCEDBG BOOTMODE

SWEN : SWEN
bits : 0 - 0 (1 bit)

FORCEDBG : FORCEDBG
bits : 1 - 1 (1 bit)

BOOTMODE : BOOTMODE
bits : 3 - 3 (1 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.