\n

SerialControll

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x71 byte (0x0)
mem_usage : registers
protection : not protected

Registers

SC1_DMARXBEGADDAR

SC1_DMATXBEGADDAR

SC1_DMATXENDADDAR

SC1_DMATXBEGADDBR

SC1_DMATXENDADDBR

SC1_DMARXCNTAR

SC1_DMARXCNTBR

SC1_DMATXCNTR

SC1_DMASR

SC1_DMACR

SC1_DMARXERRAR

SC1_DMARXERRBR

SC1_DMARXENDADDAR

SC1_DMARXCNTSAVEDR

SC1_DMARXBEGADDBR

SC1_DMARXENDADDBR


SC1_DMARXBEGADDAR

Serial controller receive DMA begin address channel A register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMARXBEGADDAR SC1_DMARXBEGADDAR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)


SC1_DMATXBEGADDAR

Serial controller transmit DMA begin address channel A register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMATXBEGADDAR SC1_DMATXBEGADDAR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)


SC1_DMATXENDADDAR

Serial controller transmit DMA end address channel A register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMATXENDADDAR SC1_DMATXENDADDAR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)


SC1_DMATXBEGADDBR

Serial controller transmit DMA begin address channel B register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMATXBEGADDBR SC1_DMATXBEGADDBR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)


SC1_DMATXENDADDBR

Serial controller transmit DMA end address channel B
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMATXENDADDBR SC1_DMATXENDADDBR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)


SC1_DMARXCNTAR

Serial controller receive DMA counter channel A register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMARXCNTAR SC1_DMARXCNTAR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNT

CNT : CNT
bits : 0 - 12 (13 bit)


SC1_DMARXCNTBR

Serial controller receive DMA count channel B register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMARXCNTBR SC1_DMARXCNTBR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNT

CNT : CNT
bits : 0 - 12 (13 bit)


SC1_DMATXCNTR

Serial controller transmit DMA counter register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SC1_DMATXCNTR SC1_DMATXCNTR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNT

CNT : CNT
bits : 0 - 12 (13 bit)


SC1_DMASR

Serial controller DMA status register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SC1_DMASR SC1_DMASR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXAACK RXBACK TXAACK TXBACK OVRA OVRB PEA PEB FEA FEB NSSS

RXAACK : RXAACK
bits : 0 - 0 (1 bit)

RXBACK : RXBACK
bits : 1 - 1 (1 bit)

TXAACK : TXAACK
bits : 2 - 2 (1 bit)

TXBACK : TXBACK
bits : 3 - 3 (1 bit)

OVRA : OVRA
bits : 4 - 4 (1 bit)

OVRB : OVRB
bits : 5 - 5 (1 bit)

PEA : PEA
bits : 6 - 6 (1 bit)

PEB : PEB
bits : 7 - 7 (1 bit)

FEA : FEA
bits : 8 - 8 (1 bit)

FEB : FEB
bits : 9 - 9 (1 bit)

NSSS : NSSS
bits : 10 - 12 (3 bit)


SC1_DMACR

Serial controller DMA control register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMACR SC1_DMACR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXLODA RXLODB TXLODA TXLODB RXRST TXRST

RXLODA : RXLODA
bits : 0 - 0 (1 bit)
access : read-write

RXLODB : RXLODB
bits : 1 - 1 (1 bit)
access : read-write

TXLODA : TXLODA
bits : 2 - 2 (1 bit)
access : read-write

TXLODB : TXLODB
bits : 3 - 3 (1 bit)
access : read-write

RXRST : RXRST
bits : 4 - 4 (1 bit)
access : write-only

TXRST : TXRST
bits : 5 - 5 (1 bit)
access : write-only


SC1_DMARXERRAR

Serial controller receive DMA channel A first error register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SC1_DMARXERRAR SC1_DMARXERRAR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)


SC1_DMARXERRBR

Serial controller receive DMA channel B first error register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SC1_DMARXERRBR SC1_DMARXERRBR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)


SC1_DMARXENDADDAR

Serial controller receive DMA end address channel A register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMARXENDADDAR SC1_DMARXENDADDAR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)


SC1_DMARXCNTSAVEDR

Serial controller receive DMA saved counter channel B register
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SC1_DMARXCNTSAVEDR SC1_DMARXCNTSAVEDR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNT

CNT : CNT
bits : 0 - 12 (13 bit)


SC1_DMARXBEGADDBR

Serial controller receive DMA begin address channel B register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMARXBEGADDBR SC1_DMARXBEGADDBR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)


SC1_DMARXENDADDBR

Serial controller receive DMA end address channel B register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1_DMARXENDADDBR SC1_DMARXENDADDBR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADD

ADD : ADD
bits : 0 - 12 (13 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.