\n
address_offset : 0x0 Bytes (0x0)
size : 0x71 byte (0x0)
mem_usage : registers
protection : not protected
Serial controller receive DMA begin address channel A register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Serial controller transmit DMA begin address channel A register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Serial controller transmit DMA end address channel A register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Serial controller transmit DMA begin address channel B register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Serial controller transmit DMA end address channel B
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Serial controller receive DMA counter channel A register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CNT : CNT
bits : 0 - 12 (13 bit)
Serial controller receive DMA count channel B register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CNT : CNT
bits : 0 - 12 (13 bit)
Serial controller transmit DMA counter register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CNT : CNT
bits : 0 - 12 (13 bit)
Serial controller DMA status register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RXAACK : RXAACK
bits : 0 - 0 (1 bit)
RXBACK : RXBACK
bits : 1 - 1 (1 bit)
TXAACK : TXAACK
bits : 2 - 2 (1 bit)
TXBACK : TXBACK
bits : 3 - 3 (1 bit)
OVRA : OVRA
bits : 4 - 4 (1 bit)
OVRB : OVRB
bits : 5 - 5 (1 bit)
PEA : PEA
bits : 6 - 6 (1 bit)
PEB : PEB
bits : 7 - 7 (1 bit)
FEA : FEA
bits : 8 - 8 (1 bit)
FEB : FEB
bits : 9 - 9 (1 bit)
NSSS : NSSS
bits : 10 - 12 (3 bit)
Serial controller DMA control register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RXLODA : RXLODA
bits : 0 - 0 (1 bit)
access : read-write
RXLODB : RXLODB
bits : 1 - 1 (1 bit)
access : read-write
TXLODA : TXLODA
bits : 2 - 2 (1 bit)
access : read-write
TXLODB : TXLODB
bits : 3 - 3 (1 bit)
access : read-write
RXRST : RXRST
bits : 4 - 4 (1 bit)
access : write-only
TXRST : TXRST
bits : 5 - 5 (1 bit)
access : write-only
Serial controller receive DMA channel A first error register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Serial controller receive DMA channel B first error register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Serial controller receive DMA end address channel A register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Serial controller receive DMA saved counter channel B register
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CNT : CNT
bits : 0 - 12 (13 bit)
Serial controller receive DMA begin address channel B register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Serial controller receive DMA end address channel B register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADD : ADD
bits : 0 - 12 (13 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.