\n
address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x4 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xC Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xE Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
DTC Control Register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Reserved : This bit is read as 1. The write value should be 1.
bits : 3 - 2 (0 bit)
access : read-write
Reserved : This bit is read as 1. The write value should be 1.
bits : 3 - 2 (0 bit)
access : read-write
RRS : DTC Transfer Information Read Skip Enable.
bits : 4 - 3 (0 bit)
access : read-write
Enumeration:
#0 : 0
Do not skip transfer information read
#1 : 1
Skip transfer information read when vector numbers match
End of enumeration elements list.
Reserved : These bits are read as 000. The write value should be 000.
bits : 5 - 6 (2 bit)
access : read-write
DTC Vector Base Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DTCVBR : DTC Vector Base Address.Note: A value cannot be set in the lower-order 10 bits. These bits are fixed to 0.
bits : 0 - 30 (31 bit)
access : read-write
DTC Module Start Register
address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DTCST : DTC Module Start
bits : 0 - -1 (0 bit)
access : read-write
Enumeration:
#0 : 0
DTC module stop
#1 : 1
DTC module start
End of enumeration elements list.
Reserved : These bits are read as 0000000. The write value should be 0000000.
bits : 1 - 6 (6 bit)
access : read-write
DTC Status Register
address_offset : 0xE Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
VECN : DTC-Activating Vector Number MonitoringThese bits indicate the vector number for the activating source when DTC transfer is in progress.The value is only valid if DTC transfer is in progress (the value of the ACT flag is 1)
bits : 0 - 6 (7 bit)
access : read-only
Reserved : These bits are read as 0000000.
bits : 8 - 13 (6 bit)
access : read-only
ACT : DTC Active Flag
bits : 15 - 14 (0 bit)
access : read-only
Enumeration:
#0 : 0
DTC transfer operation is not in progress.
#1 : 1
DTC transfer operation is in progress.
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.