\n

CC_Link_RMT

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CCS_MWRENL_RCEX

CCS_M3MRRY30_3F

CCS_M3MRRY40_4F

CCS_M3MRRY50_5F

CCS_M3MRRY60_6F

CCS_M3MRRY70_7F

CCS_M3MRRWW0

CCS_M3MRRWW1

CCS_M3MRRWW2

CCS_M3STNO_BSW_KYOKU

CCS_M3MRRWW3

CCS_M3MRRWW4

CCS_M3MRRWW5

CCS_M3MRRWW6

CCS_M3MRRWW7

CCS_M3MRRWW8

CCS_M3MRRWW9

CCS_M3MRRWW10

CCS_M3MRRWW11

CCS_M3MRRWW12

CCS_M3MRRWW13

CCS_M3MRRWW14

CCS_M3MRRWW15

CCS_M3ERR1_ERR2

CCS_M3MRST1_ST2

CCS_M3SDOK_RDRQ

CCS_M3VENDORCODE

CCS_M3MODELCODE_VERSION

CCS_M3SDLED_TOVER

CCS_M3RMST1_ST2

CCS_M3RMRX00_0F

CCS_M3RMRX10_1F

CCS_M3RMRX20_2F

CCS_M3RMRX30_3F

CCS_M3RMRX40_4F

CCS_M3RMRX50_5F

CCS_M3RMRX60_6F

CCS_M3RMRX70_7F

CCS_M3RMRWR0

CCS_M3RMRWR1

CCS_M3RMRWR2

CCS_M3MRRY00_0F

CCS_M3RMRWR3

CCS_M3RMRWR4

CCS_M3RMRWR5

CCS_M3RMRWR6

CCS_M3RMRWR7

CCS_M3RMRWR8

CCS_M3RMRWR9

CCS_M3RMRWR10

CCS_M3RMRWR11

CCS_M3RMRWR12

CCS_M3RMRWR13

CCS_M3RMRWR14

CCS_M3RMRWR15

CCS_M3HOLDCLR

CCS_M3MRRY10_1F

CCS_M3MRRY20_2F


CCS_MWRENL_RCEX

Send data write enable information register
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_MWRENL_RCEX CCS_MWRENL_RCEX read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRY30_3F

M-R RY30-3F register
address_offset : 0x10 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRY30_3F CCS_M3MRRY30_3F read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRY40_4F

M-R RY40-4F register
address_offset : 0x12 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRY40_4F CCS_M3MRRY40_4F read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRY50_5F

M-R RY50-5F register
address_offset : 0x14 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRY50_5F CCS_M3MRRY50_5F read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRY60_6F

M-R RY60-6F register
address_offset : 0x16 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRY60_6F CCS_M3MRRY60_6F read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRY70_7F

M-R RY70-7F register
address_offset : 0x18 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRY70_7F CCS_M3MRRY70_7F read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW0

M-R RWw0 register
address_offset : 0x1A Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW0 CCS_M3MRRWW0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW1

M-R RWw1 register
address_offset : 0x1C Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW1 CCS_M3MRRWW1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW2

M-R RWw2 register
address_offset : 0x1E Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW2 CCS_M3MRRWW2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3STNO_BSW_KYOKU

Station number and Baud rate switch information register
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3STNO_BSW_KYOKU CCS_M3STNO_BSW_KYOKU read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW3

M-R RWw3 register
address_offset : 0x20 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW3 CCS_M3MRRWW3 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW4

M-R RWw4 register
address_offset : 0x22 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW4 CCS_M3MRRWW4 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW5

M-R RWw5 register
address_offset : 0x24 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW5 CCS_M3MRRWW5 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW6

M-R RWw6 register
address_offset : 0x26 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW6 CCS_M3MRRWW6 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW7

M-R RWw7 register
address_offset : 0x28 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW7 CCS_M3MRRWW7 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW8

M-R RWw8 register
address_offset : 0x2A Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW8 CCS_M3MRRWW8 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW9

M-R RWw9 register
address_offset : 0x2C Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW9 CCS_M3MRRWW9 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW10

M-R RWw10 register
address_offset : 0x2E Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW10 CCS_M3MRRWW10 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW11

M-R RWw11 register
address_offset : 0x30 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW11 CCS_M3MRRWW11 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW12

M-R RWw12 register
address_offset : 0x32 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW12 CCS_M3MRRWW12 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW13

M-R RWw13 register
address_offset : 0x34 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW13 CCS_M3MRRWW13 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW14

M-R RWw14 register
address_offset : 0x36 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW14 CCS_M3MRRWW14 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRWW15

M-R RWw15 register
address_offset : 0x38 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRWW15 CCS_M3MRRWW15 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3ERR1_ERR2

Error information register
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3ERR1_ERR2 CCS_M3ERR1_ERR2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRST1_ST2

M-R status information register
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRST1_ST2 CCS_M3MRST1_ST2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3SDOK_RDRQ

Send data write complete flag and Receive data read request register
address_offset : 0x80 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3SDOK_RDRQ CCS_M3SDOK_RDRQ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3VENDORCODE

Vendor code register
address_offset : 0x82 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3VENDORCODE CCS_M3VENDORCODE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MODELCODE_VERSION

Model code and version register
address_offset : 0x84 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MODELCODE_VERSION CCS_M3MODELCODE_VERSION read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3SDLED_TOVER

SDLED illumination time setting and Timeout time setting register
address_offset : 0x86 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3SDLED_TOVER CCS_M3SDLED_TOVER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMST1_ST2

Cyclic Communication register
address_offset : 0x88 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMST1_ST2 CCS_M3RMST1_ST2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRX00_0F

R-M RX00-0F register
address_offset : 0x8A Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRX00_0F CCS_M3RMRX00_0F read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRX10_1F

R-M RX10-1F register
address_offset : 0x8C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRX10_1F CCS_M3RMRX10_1F read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRX20_2F

R-M RX20-2F register
address_offset : 0x8E Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRX20_2F CCS_M3RMRX20_2F read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRX30_3F

R-M RX30-3F register
address_offset : 0x90 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRX30_3F CCS_M3RMRX30_3F read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRX40_4F

R-M RX40-4F register
address_offset : 0x92 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRX40_4F CCS_M3RMRX40_4F read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRX50_5F

R-M RX50-5F register
address_offset : 0x94 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRX50_5F CCS_M3RMRX50_5F read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRX60_6F

R-M RX60-6F register
address_offset : 0x96 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRX60_6F CCS_M3RMRX60_6F read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRX70_7F

R-M RX70-7F register
address_offset : 0x98 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRX70_7F CCS_M3RMRX70_7F read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR0

M-R RWr0 register
address_offset : 0x9A Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR0 CCS_M3RMRWR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR1

M-R RWr1 register
address_offset : 0x9C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR1 CCS_M3RMRWR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR2

M-R RWr2 register
address_offset : 0x9E Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR2 CCS_M3RMRWR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRY00_0F

M-R RY00-0F register
address_offset : 0xA Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRY00_0F CCS_M3MRRY00_0F read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR3

M-R RWr3 register
address_offset : 0xA0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR3 CCS_M3RMRWR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR4

M-R RWr4 register
address_offset : 0xA2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR4 CCS_M3RMRWR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR5

M-R RWr5 register
address_offset : 0xA4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR5 CCS_M3RMRWR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR6

M-R RWr6 register
address_offset : 0xA6 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR6 CCS_M3RMRWR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR7

M-R RWr7 register
address_offset : 0xA8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR7 CCS_M3RMRWR7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR8

M-R RWr8 register
address_offset : 0xAA Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR8 CCS_M3RMRWR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR9

M-R RWr9 register
address_offset : 0xAC Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR9 CCS_M3RMRWR9 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR10

M-R RWr10 register
address_offset : 0xAE Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR10 CCS_M3RMRWR10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR11

M-R RWr11 register
address_offset : 0xB0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR11 CCS_M3RMRWR11 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR12

M-R RWr12 register
address_offset : 0xB2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR12 CCS_M3RMRWR12 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR13

M-R RWr13 register
address_offset : 0xB4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR13 CCS_M3RMRWR13 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR14

M-R RWr14 register
address_offset : 0xB6 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR14 CCS_M3RMRWR14 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3RMRWR15

M-R RWr15 register
address_offset : 0xB8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3RMRWR15 CCS_M3RMRWR15 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3HOLDCLR

HOLD/CLR Information Setting register
address_offset : 0xBA Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCS_M3HOLDCLR CCS_M3HOLDCLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRY10_1F

M-R RY10-1F register
address_offset : 0xC Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRY10_1F CCS_M3MRRY10_1F read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CCS_M3MRRY20_2F

M-R RY20-2F register
address_offset : 0xE Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CCS_M3MRRY20_2F CCS_M3MRRY20_2F read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.