\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MODE : Mode
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
0x00000000 : D8A8
8 bit data, 8 bit address, ALE not used.
0x00000001 : D16A16ALE
16 bit data, 16 bit address, ALE is used for address latching.
0x00000002 : D8A24ALE
8 bit data, 24 bit address, ALE is used for address latching.
End of enumeration elements list.
BANK0EN : Bank 0 Enable
bits : 8 - 8 (1 bit)
access : read-write
BANK1EN : Bank 1 Enable
bits : 9 - 9 (1 bit)
access : read-write
BANK2EN : Bank 2 Enable
bits : 10 - 10 (1 bit)
access : read-write
BANK3EN : Bank 3 Enable
bits : 11 - 11 (1 bit)
access : read-write
ARDYEN : ARDY Enable
bits : 16 - 16 (1 bit)
access : read-write
ARDYTODIS : ARDY Timeout Disable
bits : 17 - 17 (1 bit)
access : read-write
Polarity Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CSPOL : Chip Select Polarity
bits : 0 - 0 (1 bit)
access : read-write
REPOL : Read Enable Polarity
bits : 1 - 1 (1 bit)
access : read-write
WEPOL : Write Enable Polarity
bits : 2 - 2 (1 bit)
access : read-write
ALEPOL : Address Latch Polarity
bits : 3 - 3 (1 bit)
access : read-write
ARDYPOL : ARDY Polarity
bits : 4 - 4 (1 bit)
access : read-write
I/O Routing Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EBIPEN : EBI Pin Enable
bits : 0 - 0 (1 bit)
access : read-write
CS0PEN : EBI_CS0 Pin Enable
bits : 1 - 1 (1 bit)
access : read-write
CS1PEN : EBI_CS1 Pin Enable
bits : 2 - 2 (1 bit)
access : read-write
CS2PEN : EBI_CS2 Pin Enable
bits : 3 - 3 (1 bit)
access : read-write
CS3PEN : EBI_CS3 Pin Enable
bits : 4 - 4 (1 bit)
access : read-write
ALEPEN : EBI_ALE Pin Enable
bits : 5 - 5 (1 bit)
access : read-write
ARDYPEN : EBI_ARDY Pin Enable
bits : 6 - 6 (1 bit)
access : read-write
Address Timing Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDRSETUP : Address Setup Time
bits : 0 - 1 (2 bit)
access : read-write
ADDRHOLD : Address Hold Time
bits : 8 - 9 (2 bit)
access : read-write
Read Timing Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RDSETUP : Read Setup Time
bits : 0 - 1 (2 bit)
access : read-write
RDSTRB : Read Strobe Time
bits : 8 - 11 (4 bit)
access : read-write
RDHOLD : Read Hold Time
bits : 16 - 17 (2 bit)
access : read-write
Write Timing Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WRSETUP : Write Setup Time
bits : 0 - 1 (2 bit)
access : read-write
WRSTRB : Write Strobe Time
bits : 8 - 11 (4 bit)
access : read-write
WRHOLD : Write Hold Time
bits : 16 - 17 (2 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.