\n

CRC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CRC_DR (DR)

CRC_INIT (INIT)

CRC_POL (POL)

CRC_IDR (IDR)

CRC_CR (CR)


CRC_DR (DR)

Data register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRC_DR CRC_DR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DR

DR : Data register bits
bits : 0 - 31 (32 bit)


CRC_INIT (INIT)

Initial CRC value
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRC_INIT CRC_INIT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CRC_INIT

CRC_INIT : Programmable initial CRC value
bits : 0 - 31 (32 bit)


CRC_POL (POL)

polynomial
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRC_POL CRC_POL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 POL

POL : Programmable polynomial
bits : 0 - 31 (32 bit)


CRC_IDR (IDR)

Independent data register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRC_IDR CRC_IDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IDR

IDR : General-purpose 32-bit data register bits
bits : 0 - 31 (32 bit)


CRC_CR (CR)

Control register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRC_CR CRC_CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RESET POLYSIZE REV_IN REV_OUT

RESET : RESET bit
bits : 0 - 0 (1 bit)
access : write-only

POLYSIZE : Polynomial size These bits control the size of the polynomial.
bits : 3 - 4 (2 bit)
access : read-write

Enumeration:

0x0 : B_0x0

32 bit polynomial

0x1 : B_0x1

16 bit polynomial

0x2 : B_0x2

8 bit polynomial

0x3 : B_0x3

7 bit polynomial

End of enumeration elements list.

REV_IN : Reverse input data These bits control the reversal of the bit order of the input data
bits : 5 - 6 (2 bit)
access : read-write

Enumeration:

0x0 : B_0x0

Bit order not affected

0x1 : B_0x1

Bit reversal done by byte

0x2 : B_0x2

Bit reversal done by half-word

0x3 : B_0x3

Bit reversal done by word

End of enumeration elements list.

REV_OUT : Reverse output data This bit controls the reversal of the bit order of the output data.
bits : 7 - 7 (1 bit)
access : read-write

Enumeration:

0x0 : B_0x0

Bit order not affected

0x1 : B_0x1

Bit-reversed output format

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.