\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WDOGRMODE : WDOG Reset Mode
bits : 0 - 2 (3 bit)
access : read-write
Enumeration:
0x00000000 : DISABLED
Reset request is blocked. This disable bit is redundant with enable/disable bit in WDOG
0x00000001 : LIMITED
The CRYOTIMER, DEBUGGER, RTCC, are not reset.
0x00000002 : EXTENDED
The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.
0x00000004 : FULL
The entire device is reset except some EMU and RMU registers.
End of enumeration elements list.
LOCKUPRMODE : Core LOCKUP Reset Mode
bits : 4 - 6 (3 bit)
access : read-write
Enumeration:
0x00000000 : DISABLED
Reset request is blocked.
0x00000001 : LIMITED
The CRYOTIMER, DEBUGGER, RTCC, are not reset.
0x00000002 : EXTENDED
The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.
0x00000004 : FULL
The entire device is reset except some EMU and RMU registers.
End of enumeration elements list.
SYSRMODE : Core Sysreset Reset Mode
bits : 8 - 10 (3 bit)
access : read-write
Enumeration:
0x00000000 : DISABLED
Reset request is blocked.
0x00000001 : LIMITED
The CRYOTIMER, DEBUGGER, RTCC, are not reset.
0x00000002 : EXTENDED
The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.
0x00000004 : FULL
The entire device is reset except some EMU and RMU registers.
End of enumeration elements list.
PINRMODE : PIN Reset Mode
bits : 12 - 14 (3 bit)
access : read-write
Enumeration:
0x00000000 : DISABLED
Reset request is blocked.
0x00000001 : LIMITED
The CRYOTIMER, DEBUGGER, RTCC, are not reset.
0x00000002 : EXTENDED
The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.
0x00000004 : FULL
The entire device is reset except some EMU and RMU registers.
End of enumeration elements list.
RESETSTATE : System Software Reset State
bits : 24 - 25 (2 bit)
access : read-write
Configuration Lock Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LOCKKEY : Configuration Lock Key
bits : 0 - 15 (16 bit)
access : read-write
Enumeration:
0x00000000 : UNLOCKED
None
0x00000001 : LOCKED
None
End of enumeration elements list.
Reset Cause Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PORST : Power on Reset
bits : 0 - 0 (1 bit)
access : read-only
AVDDBOD : Brown Out Detector AVDD Reset
bits : 2 - 2 (1 bit)
access : read-only
DVDDBOD : Brown Out Detector DVDD Reset
bits : 3 - 3 (1 bit)
access : read-only
DECBOD : Brown Out Detector Decouple Domain Reset
bits : 4 - 4 (1 bit)
access : read-only
EXTRST : External Pin Reset
bits : 8 - 8 (1 bit)
access : read-only
LOCKUPRST : LOCKUP Reset
bits : 9 - 9 (1 bit)
access : read-only
SYSREQRST : System Request Reset
bits : 10 - 10 (1 bit)
access : read-only
WDOGRST : Watchdog Reset
bits : 11 - 11 (1 bit)
access : read-only
EM4RST : EM4 Reset
bits : 16 - 16 (1 bit)
access : read-only
Command Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
RCCLR : Reset Cause Clear
bits : 0 - 0 (1 bit)
access : write-only
Reset Control Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.