\n

RADIOAES_NS

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x50 byte (0x0)
mem_usage : registers
protection : not protected

Registers

FETCHADDR

PUSHADDR

PUSHDESCR

PUSHLEN

IEN

IF

IFC

CTRL

CMD

STATUS

FETCHDESCR

FETCHLEN

FETCHTAG


FETCHADDR

Fetcher: Start address of data block
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FETCHADDR FETCHADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADDR

ADDR : Start address of data block
bits : 0 - 31 (32 bit)
access : read-write


PUSHADDR

Pusher: Start address of data block
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUSHADDR PUSHADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADDR

ADDR : Start address of data block
bits : 0 - 31 (32 bit)
access : read-write


PUSHDESCR

Pusher: Descriptor address (Should be renamed to match Barco doc after PG)
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUSHDESCR PUSHDESCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DESCR

DESCR : Descriptor address
bits : 0 - 31 (32 bit)
access : read-write


PUSHLEN

Pusher: Length of data block
address_offset : 0x18 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUSHLEN PUSHLEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LENGTH CONSTADDR REALIGN DISCARD

LENGTH : Start address of data block
bits : 0 - 27 (28 bit)
access : read-write

CONSTADDR : Constant address
bits : 28 - 28 (1 bit)
access : read-write

REALIGN : Realign length
bits : 29 - 29 (1 bit)
access : read-write

DISCARD : Discard data
bits : 30 - 30 (1 bit)
access : read-write


IEN

Interrupt enable
address_offset : 0x1C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IEN IEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERENDOFBLOCK FETCHERSTOPPED FETCHERERROR PUSHERENDOFBLOCK PUSHERSTOPPED PUSHERERROR

FETCHERENDOFBLOCK : End of block interrupt enable
bits : 0 - 0 (1 bit)
access : read-write

FETCHERSTOPPED : Stopped interrupt enable
bits : 1 - 1 (1 bit)
access : read-write

FETCHERERROR : Error interrupt enable
bits : 2 - 2 (1 bit)
access : read-write

PUSHERENDOFBLOCK : End of block interrupt enable
bits : 3 - 3 (1 bit)
access : read-write

PUSHERSTOPPED : Stopped interrupt enable
bits : 4 - 4 (1 bit)
access : read-write

PUSHERERROR : Error interrupt enable
bits : 5 - 5 (1 bit)
access : read-write


IF

Interrupt flag register
address_offset : 0x28 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0

IF IF read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERENDOFBLOCK FETCHERSTOPPED FETCHERERROR PUSHERENDOFBLOCK PUSHERSTOPPED PUSHERERROR

FETCHERENDOFBLOCK : End of block interrupt flag
bits : 0 - 0 (1 bit)
access : read-only

FETCHERSTOPPED : Stopped interrupt flag
bits : 1 - 1 (1 bit)
access : read-only

FETCHERERROR : Error interrupt flag
bits : 2 - 2 (1 bit)
access : read-only

PUSHERENDOFBLOCK : End of block interrupt flag
bits : 3 - 3 (1 bit)
access : read-only

PUSHERSTOPPED : Stopped interrupt flag
bits : 4 - 4 (1 bit)
access : read-only

PUSHERERROR : Error interrupt flag
bits : 5 - 5 (1 bit)
access : read-only


IFC

Writing a '1' clears the interrupt status. Writing a '0' has no effect.
address_offset : 0x30 Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0

IFC IFC write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERENDOFBLOCK FETCHERSTOPPED FETCHERERROR PUSHERENDOFBLOCK PUSHERSTOPPED PUSHERERROR

FETCHERENDOFBLOCK : End of block interrupt flag clear
bits : 0 - 0 (1 bit)
access : write-only

FETCHERSTOPPED : Stopped interrupt flag clear
bits : 1 - 1 (1 bit)
access : write-only

FETCHERERROR : Error interrupt flag clear
bits : 2 - 2 (1 bit)
access : write-only

PUSHERENDOFBLOCK : New BitField
bits : 3 - 3 (1 bit)
access : write-only

PUSHERSTOPPED : New BitField
bits : 4 - 4 (1 bit)
access : write-only

PUSHERERROR : New BitField
bits : 5 - 5 (1 bit)
access : write-only


CTRL

Control register, called CONFIG in Barco datasheet.
address_offset : 0x34 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERSCATTERGATHER PUSHERSCATTERGATHER STOPFETCHER STOPPUSHER SWRESET

FETCHERSCATTERGATHER : Fetcher scatter/gather
bits : 0 - 0 (1 bit)
access : read-write

PUSHERSCATTERGATHER : Pusher scatter/gather
bits : 1 - 1 (1 bit)
access : read-write

STOPFETCHER : Stop fetcher
bits : 2 - 2 (1 bit)
access : read-write

STOPPUSHER : Stop pusher
bits : 3 - 3 (1 bit)
access : read-write

SWRESET : Software reset
bits : 4 - 4 (1 bit)
access : read-write


CMD

Command register for starting the fetcher and pusher
address_offset : 0x38 Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0

CMD CMD write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STARTFETCHER STARTPUSHER

STARTFETCHER : Start fetch
bits : 0 - 0 (1 bit)
access : write-only

STARTPUSHER : Start push
bits : 1 - 1 (1 bit)
access : write-only


STATUS

Status register
address_offset : 0x3C Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STATUS STATUS read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERBSY PUSHERBSY NOTEMPTY WAITING SOFTRSTBSY FIFODATANUM

FETCHERBSY : Fetcher busy
bits : 0 - 0 (1 bit)
access : read-only

PUSHERBSY : Pusher busy
bits : 1 - 1 (1 bit)
access : read-only

NOTEMPTY : Not empty flag from input FIFO (fetcher)
bits : 4 - 4 (1 bit)
access : read-only

WAITING : Pusher waiting for FIFO
bits : 5 - 5 (1 bit)
access : read-only

SOFTRSTBSY : Software reset busy
bits : 6 - 6 (1 bit)
access : read-only

FIFODATANUM : Number of data in output FIFO
bits : 16 - 31 (16 bit)
access : read-only


FETCHDESCR

Fetcher: Descriptor address (Should be renamed to match Barco doc after PG)
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FETCHDESCR FETCHDESCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DESCR

DESCR : Descriptor address
bits : 0 - 31 (32 bit)
access : read-write


FETCHLEN

Fetcher: Length of data block
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FETCHLEN FETCHLEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LENGTH CONSTADDR REALIGN

LENGTH : Length of data block
bits : 0 - 27 (28 bit)
access : read-write

CONSTADDR : Constant address
bits : 28 - 28 (1 bit)
access : read-write

REALIGN : Realign lengh
bits : 29 - 29 (1 bit)
access : read-write


FETCHTAG

Fetcher: User tag
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FETCHTAG FETCHTAG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TAG

TAG : User tag
bits : 0 - 31 (32 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.