\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
No Description
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x18 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x1C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x20 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x24 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x28 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x2C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x30 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x34 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x38 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x3C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0x40 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BYTEREM : Bytes Remaining
bits : 0 - 15 (16 bit)
access : read-only
TXINT : Interrupt Status
bits : 20 - 20 (1 bit)
access : read-only
TXFULL : TX FIFO Full
bits : 21 - 21 (1 bit)
access : read-only
TXERROR : TX Error Flag
bits : 23 - 23 (1 bit)
access : read-only
No Description
address_offset : 0x44 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BYTEREM : Bytes Remaining
bits : 0 - 15 (16 bit)
access : read-only
STATUS : Message Status
bits : 16 - 19 (4 bit)
access : read-only
RXINT : Interrupt Status
bits : 20 - 20 (1 bit)
access : read-only
RXEMPTY : RX FIFO Empty
bits : 21 - 21 (1 bit)
access : read-only
RXHEADER : RX Header
bits : 22 - 22 (1 bit)
access : read-only
RXERROR : RX Error Flag
bits : 23 - 23 (1 bit)
access : read-only
No Description
address_offset : 0x48 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
UNPROTECTED : Unprotected
bits : 21 - 21 (1 bit)
access : read-only
PRIV : Privileged Access
bits : 22 - 22 (1 bit)
access : read-only
NONSEC : Non-Secure Access
bits : 23 - 23 (1 bit)
access : read-only
USER : User Bits
bits : 24 - 31 (8 bit)
access : read-only
No Description
address_offset : 0x4C Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
UNPROTECTED : Unprotected
bits : 21 - 21 (1 bit)
access : read-only
PRIV : Privileged Access
bits : 22 - 22 (1 bit)
access : read-only
NONSEC : Non-Secure Access
bits : 23 - 23 (1 bit)
access : read-only
USER : User Bits
bits : 24 - 31 (8 bit)
access : read-only
No Description
address_offset : 0x50 Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
SIZE : Command Size
bits : 0 - 15 (16 bit)
access : write-only
UNPROTECTED : Unprotected
bits : 21 - 21 (1 bit)
access : write-only
No Description
address_offset : 0x54 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SIZE : SIZE
bits : 0 - 15 (16 bit)
access : read-only
STATUS : Command Status
bits : 16 - 19 (4 bit)
access : read-only
UNPROTECTED : Unprotected
bits : 21 - 21 (1 bit)
access : read-only
No Description
address_offset : 0x58 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TXINTEN : TX Interrupt Enable
bits : 0 - 0 (1 bit)
access : read-write
RXINTEN : RX Interrupt Enable
bits : 1 - 1 (1 bit)
access : read-write
No Description
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
No Description
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : FIFO Data
bits : 0 - 31 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.