\n
address_offset : 0x0 Bytes (0x0)
size : 0x50 byte (0x0)
mem_usage : registers
protection : not protected
Fetcher: Start address of data block
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : Start address of data block
bits : 0 - 31 (32 bit)
access : read-write
Pusher: Start address of data block
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : Start address of data block
bits : 0 - 31 (32 bit)
access : read-write
Pusher: Descriptor address (Should be renamed to match Barco doc after PG)
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DESCR : Descriptor address
bits : 0 - 31 (32 bit)
access : read-write
Pusher: Length of data block
address_offset : 0x18 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LENGTH : Start address of data block
bits : 0 - 27 (28 bit)
access : read-write
CONSTADDR : Constant address
bits : 28 - 28 (1 bit)
access : read-write
REALIGN : Realign length
bits : 29 - 29 (1 bit)
access : read-write
DISCARD : Discard data
bits : 30 - 30 (1 bit)
access : read-write
Interrupt enable
address_offset : 0x1C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FETCHERENDOFBLOCK : End of block interrupt enable
bits : 0 - 0 (1 bit)
access : read-write
FETCHERSTOPPED : Stopped interrupt enable
bits : 1 - 1 (1 bit)
access : read-write
FETCHERERROR : Error interrupt enable
bits : 2 - 2 (1 bit)
access : read-write
PUSHERENDOFBLOCK : End of block interrupt enable
bits : 3 - 3 (1 bit)
access : read-write
PUSHERSTOPPED : Stopped interrupt enable
bits : 4 - 4 (1 bit)
access : read-write
PUSHERERROR : Error interrupt enable
bits : 5 - 5 (1 bit)
access : read-write
Interrupt flag register
address_offset : 0x28 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FETCHERENDOFBLOCK : End of block interrupt flag
bits : 0 - 0 (1 bit)
access : read-only
FETCHERSTOPPED : Stopped interrupt flag
bits : 1 - 1 (1 bit)
access : read-only
FETCHERERROR : Error interrupt flag
bits : 2 - 2 (1 bit)
access : read-only
PUSHERENDOFBLOCK : End of block interrupt flag
bits : 3 - 3 (1 bit)
access : read-only
PUSHERSTOPPED : Stopped interrupt flag
bits : 4 - 4 (1 bit)
access : read-only
PUSHERERROR : Error interrupt flag
bits : 5 - 5 (1 bit)
access : read-only
Writing a '1' clears the interrupt status. Writing a '0' has no effect.
address_offset : 0x30 Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
FETCHERENDOFBLOCK : End of block interrupt flag clear
bits : 0 - 0 (1 bit)
access : write-only
FETCHERSTOPPED : Stopped interrupt flag clear
bits : 1 - 1 (1 bit)
access : write-only
FETCHERERROR : Error interrupt flag clear
bits : 2 - 2 (1 bit)
access : write-only
PUSHERENDOFBLOCK : New BitField
bits : 3 - 3 (1 bit)
access : write-only
PUSHERSTOPPED : New BitField
bits : 4 - 4 (1 bit)
access : write-only
PUSHERERROR : New BitField
bits : 5 - 5 (1 bit)
access : write-only
Control register, called CONFIG in Barco datasheet.
address_offset : 0x34 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FETCHERSCATTERGATHER : Fetcher scatter/gather
bits : 0 - 0 (1 bit)
access : read-write
PUSHERSCATTERGATHER : Pusher scatter/gather
bits : 1 - 1 (1 bit)
access : read-write
STOPFETCHER : Stop fetcher
bits : 2 - 2 (1 bit)
access : read-write
STOPPUSHER : Stop pusher
bits : 3 - 3 (1 bit)
access : read-write
SWRESET : Software reset
bits : 4 - 4 (1 bit)
access : read-write
Command register for starting the fetcher and pusher
address_offset : 0x38 Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
STARTFETCHER : Start fetch
bits : 0 - 0 (1 bit)
access : write-only
STARTPUSHER : Start push
bits : 1 - 1 (1 bit)
access : write-only
Status register
address_offset : 0x3C Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FETCHERBSY : Fetcher busy
bits : 0 - 0 (1 bit)
access : read-only
PUSHERBSY : Pusher busy
bits : 1 - 1 (1 bit)
access : read-only
NOTEMPTY : Not empty flag from input FIFO (fetcher)
bits : 4 - 4 (1 bit)
access : read-only
WAITING : Pusher waiting for FIFO
bits : 5 - 5 (1 bit)
access : read-only
SOFTRSTBSY : Software reset busy
bits : 6 - 6 (1 bit)
access : read-only
FIFODATANUM : Number of data in output FIFO
bits : 16 - 31 (16 bit)
access : read-only
Fetcher: Descriptor address (Should be renamed to match Barco doc after PG)
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DESCR : Descriptor address
bits : 0 - 31 (32 bit)
access : read-write
Fetcher: Length of data block
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LENGTH : Length of data block
bits : 0 - 27 (28 bit)
access : read-write
CONSTADDR : Constant address
bits : 28 - 28 (1 bit)
access : read-write
REALIGN : Realign lengh
bits : 29 - 29 (1 bit)
access : read-write
Fetcher: User tag
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TAG : User tag
bits : 0 - 31 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.