\n

PMU

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x2000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

BKP0

BKP4

BKP5

BKP6

BKP7

BKP1

CTRL

LATCHCTRL1

LATCHCTRL2

LATCHST

BKP2

BKP3


BKP0

Offset:0x00 PMU Backup Register 0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BKP0 BKP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BACKUPDATA

BACKUPDATA : Data retained
bits : 0 - 7 (8 bit)
access : read-write


BKP4

Offset:0x10 PMU Backup Register 4
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BKP4 BKP4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BACKUPDATA

BACKUPDATA : Data retained
bits : 0 - 7 (8 bit)
access : read-write


BKP5

Offset:0x14 PMU Backup Register 5
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BKP5 BKP5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BACKUPDATA

BACKUPDATA : Data retained
bits : 0 - 7 (8 bit)
access : read-write


BKP6

Offset:0x18 PMU Backup Register 6
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BKP6 BKP6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BACKUPDATA

BACKUPDATA : Data retained
bits : 0 - 7 (8 bit)
access : read-write


BKP7

Offset:0x1C PMU Backup Register 7
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BKP7 BKP7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BACKUPDATA

BACKUPDATA : Data retained
bits : 0 - 7 (8 bit)
access : read-write


BKP1

Offset:0x04 PMU Backup Register 1
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BKP1 BKP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BACKUPDATA

BACKUPDATA : Data retained
bits : 0 - 7 (8 bit)
access : read-write


CTRL

Offset:0x40 PMU Control Register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MODE

MODE : Low Power mode selection
bits : 0 - 2 (3 bit)
access : read-write

Enumeration:

0 : Disable

Disable Low-power mode

2 : Deep-sleep mode

WFI instruction will make MCU enter Deep-sleep mode

4 : Sleep mode

WFI instruction will make MCU enter Sleep mode

End of enumeration elements list.


LATCHCTRL1

Offset:0x44 PMU Latch Control Register 1
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LATCHCTRL1 LATCHCTRL1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LATCHEN LATCHKEY

LATCHEN : Latch enable bit
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : 0

No effect

1 : 1

Enable GPIO latch function

End of enumeration elements list.

LATCHKEY : Latch register key
bits : 16 - 47 (32 bit)
access : write-only


LATCHCTRL2

Offset:0x48 PMU Latch Control Register 2
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LATCHCTRL2 LATCHCTRL2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LATCHDIS LATCHKEY

LATCHDIS : Latch disable bit
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : 0

No effect

1 : 1

Disable GPIO latch function

End of enumeration elements list.

LATCHKEY : Latch register key
bits : 16 - 47 (32 bit)
access : write-only


LATCHST

Offset:0x4C PMU Latch Status Register
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

LATCHST LATCHST read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LATCHST

LATCHST : Latch status
bits : 0 - 0 (1 bit)
access : read-only

Enumeration:

0 : Not latched

GPIO is Not latched

1 : Latched

GPIO status is latched

End of enumeration elements list.


BKP2

Offset:0x08 PMU Backup Register 2
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BKP2 BKP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BACKUPDATA

BACKUPDATA : Data retained
bits : 0 - 7 (8 bit)
access : read-write


BKP3

Offset:0x0C PMU Backup Register 3
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BKP3 BKP3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BACKUPDATA

BACKUPDATA : Data retained
bits : 0 - 7 (8 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.