\n

ADC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x2000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

ADM

RIS

CALI

ADB

P2CON

IE


ADM

Offset:0x00 ADC Management Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADM ADM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CHS GCHS EOC ADS ADLEN ADCKS ADENB AVREFHSEL

CHS : ADC input channel
bits : 0 - 3 (4 bit)
access : read-write

Enumeration:

0 : 0

AIN0

1 : 1

AIN1

2 : 2

AIN2

3 : 3

AIN3

4 : 4

AIN4

5 : 5

AIN5

6 : 6

AIN6

7 : 7

AIN7

8 : 8

AIN8

9 : 9

AIN9

End of enumeration elements list.

GCHS : ADC global channel enable
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN channel

1 : Enable

Enable AIN channel

End of enumeration elements list.

EOC : ADC status
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

0 : Busy

ADC processing

1 : End

End of conversion

End of enumeration elements list.

ADS : ADC start control
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

0 : Stop

ADC stopped

1 : Start

Start ADC conversion

End of enumeration elements list.

ADLEN : ADC resolution
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : 0

8-bit ADB

1 : 1

12-bit ADB

End of enumeration elements list.

ADCKS : ADC clock source divider
bits : 8 - 18 (11 bit)
access : read-write

Enumeration:

0 : 000b

ADC_PCLK/1

1 : 001b

ADC_PCLK/2

2 : 010b

ADC_PCLK/4

3 : 011b

ADC_PCLK/8

5 : 101b

ADC_PCLK/16

6 : 110b

ADC_PCLK/32

End of enumeration elements list.

ADENB : ADC enable
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

0 : Disable

Disable ADC

1 : Enable

Enable ADC

End of enumeration elements list.

AVREFHSEL : ADC high reference voltage source
bits : 12 - 24 (13 bit)
access : read-write

Enumeration:

0 : Interal VDD

P2.0 acts as GPIO or AIN0 pin

1 : External reference voltage

P2.0 acts as AVREFH pin

End of enumeration elements list.


RIS

Offset:0x10 ADC Raw Interrupt Status Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RIS RIS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IF0 IF1 IF2 IF3 IF4 IF5 IF6 IF7 IF8 IF9

IF0 : AIN0 interrupt flag
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN0

1 : Met interrupt requirements

AIN0 completes ADC conversion

End of enumeration elements list.

IF1 : AIN1 interrupt flag
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN1

1 : Met interrupt requirements

AIN1 completes ADC conversion

End of enumeration elements list.

IF2 : AIN2 interrupt flag
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN2

1 : Met interrupt requirements

AIN2 completes ADC conversion

End of enumeration elements list.

IF3 : AIN0 interrupt flag
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN3

1 : Met interrupt requirements

AIN3 completes ADC conversion

End of enumeration elements list.

IF4 : AIN4 interrupt flag
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN4

1 : Met interrupt requirements

AIN4 completes ADC conversion

End of enumeration elements list.

IF5 : AIN5 interrupt flag
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN5

1 : Met interrupt requirements

AIN5 completes ADC conversion

End of enumeration elements list.

IF6 : AIN6 interrupt flag
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN6

1 : Met interrupt requirements

AIN6 completes ADC conversion

End of enumeration elements list.

IF7 : AIN7 interrupt flag
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN7

1 : Met interrupt requirements

AIN7 completes ADC conversion

End of enumeration elements list.

IF8 : AIN8 interrupt flag
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN8

1 : Met interrupt requirements

AIN8 completes ADC conversion

End of enumeration elements list.

IF9 : AIN9 interrupt flag
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : No interrupt

No interrupt on AIN9

1 : Met interrupt requirements

AIN9 completes ADC conversion

End of enumeration elements list.


CALI

Offset:0x14 ADC Calibration Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CALI CALI read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADB

Offset:0x04 ADC Data Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

ADB ADB read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

P2CON

Offset:0x08 ADC Port 2 Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

P2CON P2CON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P2CON0 P2CON1 P2CON2 P2CON3 P2CON4 P2CON5 P2CON6 P2CON7 P2CON8 P2CON9

P2CON0 : P2.0 Control
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : Both

P2.0 can be analog input or digital I/O pin

1 : Analog

P2.0 is pure analog input, can't be digital I/O pin

End of enumeration elements list.

P2CON1 : P2.1 Control
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : Both

P2.1 can be analog input or digital I/O pin

1 : Analog

P2.1 is pure analog input, can't be digital I/O pin

End of enumeration elements list.

P2CON2 : P2.2 Control
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : Both

P2.2 can be analog input or digital I/O pin

1 : Analog

P2.2 is pure analog input, can't be digital I/O pin

End of enumeration elements list.

P2CON3 : P2.3 Control
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : Both

P2.3 can be analog input or digital I/O pin

1 : Analog

P2.3 is pure analog input, can't be digital I/O pin

End of enumeration elements list.

P2CON4 : P2.4 Control
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : Both

P2.4 can be analog input or digital I/O pin

1 : Analog

P2.4 is pure analog input, can't be digital I/O pin

End of enumeration elements list.

P2CON5 : P2.5 Control
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

0 : Both

P2.5 can be analog input or digital I/O pin

1 : Analog

P2.5 is pure analog input, can't be digital I/O pin

End of enumeration elements list.

P2CON6 : P2.6 Control
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

0 : Both

P2.6 can be analog input or digital I/O pin

1 : Analog

P2.6 is pure analog input, can't be digital I/O pin

End of enumeration elements list.

P2CON7 : P2.7 Control
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : Both

P2.7 can be analog input or digital I/O pin

1 : Analog

P2.7 is pure analog input, can't be digital I/O pin

End of enumeration elements list.

P2CON8 : P2.8 Control
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : Both

P2.8 can be analog input or digital I/O pin

1 : Analog

P2.8 is pure analog input, can't be digital I/O pin

End of enumeration elements list.

P2CON9 : P2.9 Control
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : Both

P2.9 can be analog input or digital I/O pin

1 : Analog

P2.9 is pure analog input, can't be digital I/O pin

End of enumeration elements list.


IE

Offset:0x0C ADC Interrupt Enable Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IE0 IE1 IE2 IE3 IE4 IE5 IE6 IE7 IE8 IE9

IE0 : AIN0 interrupt enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN0 interrupt

1 : Enable

ADC interrupt is triggered when AIN0 completes ADC conversion

End of enumeration elements list.

IE1 : AIN1 interrupt enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN1 interrupt

1 : Enable

ADC interrupt is triggered when AIN1 completes ADC conversion

End of enumeration elements list.

IE2 : AIN2 interrupt enable
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN2 interrupt

1 : Enable

ADC interrupt is triggered when AIN2 completes ADC conversion

End of enumeration elements list.

IE3 : AIN3 interrupt enable
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN3 interrupt

1 : Enable

ADC interrupt is triggered when AIN3 completes ADC conversion

End of enumeration elements list.

IE4 : AIN4 interrupt enable
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN4 interrupt

1 : Enable

ADC interrupt is triggered when AIN4 completes ADC conversion

End of enumeration elements list.

IE5 : AIN5 interrupt enable
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN5 interrupt

1 : Enable

ADC interrupt is triggered when AIN5 completes ADC conversion

End of enumeration elements list.

IE6 : AIN6 interrupt enable
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN6 interrupt

1 : Enable

ADC interrupt is triggered when AIN6 completes ADC conversion

End of enumeration elements list.

IE7 : AIN7 interrupt enable
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN7 interrupt

1 : Enable

ADC interrupt is triggered when AIN7 completes ADC conversion

End of enumeration elements list.

IE8 : AIN8 interrupt enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN8 interrupt

1 : Enable

ADC interrupt is triggered when AIN8 completes ADC conversion

End of enumeration elements list.

IE9 : AIN9 interrupt enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : Disable

Disable AIN9 interrupt

1 : Enable

ADC interrupt is triggered when AIN9 completes ADC conversion

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.