ChipSelect

• Chips by feature
• Chips by Vendor
• about
• login

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

WKP_IO_IS

Level selection for wakeup IO (1 bit for IO) IO[13:9].

• 0: The system wakes up when IO is low.
• 1: The system wakes up when IO is high.

address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SLEEPIO_OUT

IO data output value register for low power modes. It is 1 bit for IO: bit0 for IO9, bit1 for IO10, bit2 for IO9.

• 0: put the IO low.
• 1: put the IO high.

address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SLEEPIO_DS

IO drive strength control register for low power modes. It is 1 bit for IO: bit0 for IO9, bit1 for IO10, bit2 for IO9.

• 0: drive up to 2 mA.
• 1: drive up to 4 mA.

address_offset : 0x14 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SLEEPIO_PE

IO pull enable register for low power modes. It is 1 bit for IO: bit0 for IO9, bit1 for IO10, bit2 for IO9.

• 0: pull disabled.
• 1: pull enabled.

address_offset : 0x18 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WKP_IO_IE

Enables the IO that wakes up the device (1 bit for IO) IO[13:9].

• 0: The wakes up feature on the IO is disabled.
• 1: The wakes up feature on the IO is enabled.

address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL

XO frequency indication to provide by the application
address_offset : 0x8 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SLEEPIO_OEN

IO output enable register for low power modes. It is 1 bit for IO: bit0 for IO9, bit1 for IO10, bit2 for IO9.

• 0: IO output disabled.
• 1: IO output is enabled.

address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0