\n

AD

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x30 Bytes (0x0)
size : 0x3C byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x20 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

CLK

MOD3

MOD4

MOD5

MOD6

REG0

REG1

REG2

REG3

MOD0

REG4

REG5

REG6

REG7

REG8

REG9

REG10

REG11

REGSP

CMP0

CMP1

MOD1

MOD2


CLK

AD Conversion Clock Setting Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CLK CLK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADCLK ADCC

ADCLK : ADCLK
bits : 0 - 3 (4 bit)
access : read-write

ADCC : ADCC
bits : 6 - 7 (2 bit)
access : read-write


MOD3

AD Mode Control Register 3
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MOD3 MOD3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADOBSV0 ADREGS0 ADOBIC0

ADOBSV0 : ADOBSV0
bits : 0 - 0 (1 bit)
access : read-write

ADREGS0 : ADREGS0
bits : 1 - 4 (4 bit)
access : read-write

ADOBIC0 : ADOBIC0
bits : 5 - 5 (1 bit)
access : read-write


MOD4

AD Mode Control Register 4
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MOD4 MOD4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADRST ADHTG ADHS HADHTG HADHS

ADRST : ADRST
bits : 0 - 1 (2 bit)
access : write-only

ADHTG : ADHTG
bits : 4 - 4 (1 bit)
access : read-write

ADHS : ADHS
bits : 5 - 5 (1 bit)
access : read-write

HADHTG : HADHTG
bits : 6 - 6 (1 bit)
access : read-write

HADHS : HADHS
bits : 7 - 7 (1 bit)
access : read-write


MOD5

AD Mode Control Register 5
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MOD5 MOD5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADOBSV1 ADREGS1 ADOBIC1

ADOBSV1 : ADOBSV1
bits : 0 - 0 (1 bit)
access : read-write

ADREGS1 : ADREGS1
bits : 1 - 4 (4 bit)
access : read-write

ADOBIC1 : ADOBIC1
bits : 5 - 5 (1 bit)
access : read-write


MOD6

AD Mode Control Register 6
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MOD6 MOD6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADDMA ADHPDMA ADM0DMA ADM1DMA

ADDMA : ADDMA
bits : 0 - 0 (1 bit)
access : read-write

ADHPDMA : ADHPDMA
bits : 1 - 1 (1 bit)
access : read-write

ADM0DMA : ADM0DMA
bits : 2 - 2 (1 bit)
access : read-write

ADM1DMA : ADM1DMA
bits : 3 - 3 (1 bit)
access : read-write


REG0

AD Conversion Result Register 0
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG0 REG0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR0RF OVR0 ADR0

ADR0RF : ADR0RF
bits : 0 - 0 (1 bit)
access : read-only

OVR0 : OVR0
bits : 1 - 1 (1 bit)
access : read-only

ADR0 : ADR0
bits : 6 - 15 (10 bit)
access : read-only


REG1

AD Conversion Result Register 1
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG1 REG1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR1RF OVR1 ADR1

ADR1RF : ADR1RF
bits : 0 - 0 (1 bit)
access : read-only

OVR1 : OVR1
bits : 1 - 1 (1 bit)
access : read-only

ADR1 : ADR1
bits : 6 - 15 (10 bit)
access : read-only


REG2

AD Conversion Result Register 2
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG2 REG2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR2RF OVR2 ADR2

ADR2RF : ADR2RF
bits : 0 - 0 (1 bit)
access : read-only

OVR2 : OVR2
bits : 1 - 1 (1 bit)
access : read-only

ADR2 : ADR2
bits : 6 - 15 (10 bit)
access : read-only


REG3

AD Conversion Result Register 3
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG3 REG3 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR3RF OVR3 ADR3

ADR3RF : ADR3RF
bits : 0 - 0 (1 bit)
access : read-only

OVR3 : OVR3
bits : 1 - 1 (1 bit)
access : read-only

ADR3 : ADR3
bits : 6 - 15 (10 bit)
access : read-only


MOD0

AD Mode Control Register 0
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MOD0 MOD0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADS SCAN REPEAT ITM ADBFN EOCFN

ADS : ADS
bits : 0 - 0 (1 bit)
access : write-only

SCAN : SCAN
bits : 1 - 1 (1 bit)
access : read-write

REPEAT : REPEAT
bits : 2 - 2 (1 bit)
access : read-write

ITM : ITM
bits : 3 - 4 (2 bit)
access : read-write

ADBFN : ADBFN
bits : 6 - 6 (1 bit)
access : read-only

EOCFN : EOCFN
bits : 7 - 7 (1 bit)
access : read-only


REG4

AD Conversion Result Register 4
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG4 REG4 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR4RF OVR4 ADR4

ADR4RF : ADR4RF
bits : 0 - 0 (1 bit)
access : read-only

OVR4 : OVR4
bits : 1 - 1 (1 bit)
access : read-only

ADR4 : ADR4
bits : 6 - 15 (10 bit)
access : read-only


REG5

AD Conversion Result Register 5
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG5 REG5 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR5RF OVR5 ADR5

ADR5RF : ADR5RF
bits : 0 - 0 (1 bit)
access : read-only

OVR5 : OVR5
bits : 1 - 1 (1 bit)
access : read-only

ADR5 : ADR5
bits : 6 - 15 (10 bit)
access : read-only


REG6

AD Conversion Result Register 6
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG6 REG6 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR6RF OVR6 ADR6

ADR6RF : ADR6RF
bits : 0 - 0 (1 bit)
access : read-only

OVR6 : OVR6
bits : 1 - 1 (1 bit)
access : read-only

ADR6 : ADR6
bits : 6 - 15 (10 bit)
access : read-only


REG7

AD Conversion Result Register 7
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG7 REG7 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR7RF OVR7 ADR7

ADR7RF : ADR7RF
bits : 0 - 0 (1 bit)
access : read-only

OVR7 : OVR7
bits : 1 - 1 (1 bit)
access : read-only

ADR7 : ADR7
bits : 6 - 15 (10 bit)
access : read-only


REG8

AD Conversion Result Register 8
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG8 REG8 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR8RF OVR8 ADR8

ADR8RF : ADR8RF
bits : 0 - 0 (1 bit)
access : read-only

OVR8 : OVR8
bits : 1 - 1 (1 bit)
access : read-only

ADR8 : ADR8
bits : 6 - 15 (10 bit)
access : read-only


REG9

AD Conversion Result Register 9
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG9 REG9 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR9RF OVR9 ADR9

ADR9RF : ADR9RF
bits : 0 - 0 (1 bit)
access : read-only

OVR9 : OVR9
bits : 1 - 1 (1 bit)
access : read-only

ADR9 : ADR9
bits : 6 - 15 (10 bit)
access : read-only


REG10

AD Conversion Result Register 10
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG10 REG10 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR10RF OVR10 ADR10

ADR10RF : ADR10RF
bits : 0 - 0 (1 bit)
access : read-only

OVR10 : OVR10
bits : 1 - 1 (1 bit)
access : read-only

ADR10 : ADR10
bits : 6 - 15 (10 bit)
access : read-only


REG11

AD Conversion Result Register 11
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG11 REG11 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR11RF OVR11 ADR11

ADR11RF : ADR11RF
bits : 0 - 0 (1 bit)
access : read-only

OVR11 : OVR11
bits : 1 - 1 (1 bit)
access : read-only

ADR11 : ADR11
bits : 6 - 15 (10 bit)
access : read-only


REGSP

AD Conversion Result Register SP
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REGSP REGSP read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADRSPRF OBRSP ADRSP

ADRSPRF : ADRSPRF
bits : 0 - 0 (1 bit)
access : read-only

OBRSP : OBRSP
bits : 1 - 1 (1 bit)
access : read-only

ADRSP : ADRSP
bits : 6 - 15 (10 bit)
access : read-only


CMP0

AD Conversion Result comparing register0
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMP0 CMP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADCOM0

ADCOM0 : ADCOM0
bits : 6 - 15 (10 bit)
access : read-write


CMP1

AD Conversion result comparing register1
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMP1 CMP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADCOM1

ADCOM1 : ADCOM1
bits : 6 - 15 (10 bit)
access : read-write


MOD1

AD Mode Control Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MOD1 MOD1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADCH ADSCN I2AD VREFON

ADCH : ADCH
bits : 0 - 3 (4 bit)
access : read-write

ADSCN : ADSCN
bits : 4 - 5 (2 bit)
access : read-write

I2AD : I2AD
bits : 6 - 6 (1 bit)
access : read-write

VREFON : VREFON
bits : 7 - 7 (1 bit)
access : read-write


MOD2

AD Mode Control Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MOD2 MOD2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HPADCH HPADCE ADBFHP EOCFHP

HPADCH : HPADCH
bits : 0 - 3 (4 bit)
access : read-write

HPADCE : HPADCE
bits : 5 - 5 (1 bit)
access : write-only

ADBFHP : ADBFHP
bits : 6 - 6 (1 bit)
access : read-only

EOCFHP : EOCFHP
bits : 7 - 7 (1 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.