\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x60 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x10 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x14 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2C Bytes (0x0)
size : 0x34 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x68 Bytes (0x0)
size : 0xAC byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x114 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x12C Bytes (0x0)
size : 0x34 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x160 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected
Timer Run Register (Unit0)
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
TDRUN : TDRUN
bits : 0 - 0 (1 bit)
access : write-only
Compare Register0 (Unit0)
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPRG0 : CPRG0
bits : 0 - 15 (16 bit)
access : read-only
Compare Register1 (Unit0)
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPRG1 : CPRG1
bits : 0 - 15 (16 bit)
access : read-only
Compare Register2 (Unit0)
address_offset : 0x11C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPMDRT : CPMDRT
bits : 0 - 3 (4 bit)
access : read-only
CPRG2 : CPRG2
bits : 4 - 19 (16 bit)
access : read-only
DIR : DIR
bits : 31 - 31 (1 bit)
access : read-only
Compare Register3 (Unit0)
address_offset : 0x120 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPRG3 : CPRG3
bits : 0 - 15 (16 bit)
access : read-only
Compare Register4 (Unit0)
address_offset : 0x124 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPMDRT : CPMDRT
bits : 0 - 3 (4 bit)
access : read-only
CPRG4 : CPRG4
bits : 4 - 19 (16 bit)
access : read-only
DIR : DIR
bits : 31 - 31 (1 bit)
access : read-only
Compare Register5 (Unit0)
address_offset : 0x128 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPRG5 : CPRG5
bits : 0 - 15 (16 bit)
access : read-only
Timer Register0 (Unit0)
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDRG0 : TDRG0
bits : 0 - 15 (16 bit)
access : read-write
H-SW Control Circuit Register (Unit0)
address_offset : 0x160 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
HSWMD0 : HSWMD0
bits : 0 - 1 (2 bit)
access : read-only
OUTV0 : OUTV0
bits : 2 - 2 (1 bit)
access : read-only
H-SW Control Circuit Register (Unit0)
address_offset : 0x164 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
HSWMD1 : HSWMD1
bits : 0 - 1 (2 bit)
access : read-only
OUTV1 : OUTV1
bits : 2 - 2 (1 bit)
access : read-only
Timer Register1 (Unit0)
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDRG1 : TDRG1
bits : 0 - 15 (16 bit)
access : read-write
Timer Register2 (Unit0)
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDMDRT : TDMDRT
bits : 0 - 3 (4 bit)
access : read-write
TDRG2 : TDRG2
bits : 4 - 19 (16 bit)
access : read-write
DIR : DIR
bits : 31 - 31 (1 bit)
access : read-write
Timer Register3 (Unit0)
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDRG3 : TDRG3
bits : 0 - 15 (16 bit)
access : read-write
Timer Register4 (Unit0)
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDMDRT : TDMDRT
bits : 0 - 3 (4 bit)
access : read-write
TDRG4 : TDRG4
bits : 4 - 19 (16 bit)
access : read-write
DIR : DIR
bits : 31 - 31 (1 bit)
access : read-write
Timer Register5 (Unit0)
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDRG5 : TDRG5
bits : 1 - 16 (16 bit)
access : read-write
Timer Control Register (Unit0)
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDISO : TDISO
bits : 0 - 1 (2 bit)
access : read-write
TDRDE : TDRDE
bits : 2 - 2 (1 bit)
access : read-write
TDMDPT00 : TDMDPT00
bits : 4 - 4 (1 bit)
access : read-write
TDMDCY00 : TDMDCY00
bits : 5 - 7 (3 bit)
access : read-write
TDMDPT01 : TDMDPT01
bits : 8 - 8 (1 bit)
access : read-write
TDMDCY01 : TDMDCY01
bits : 9 - 11 (3 bit)
access : read-write
H-SW Control Circuit Register Buffer0 (Unit0)
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HSWMD0 : HSWMD0
bits : 0 - 1 (2 bit)
access : read-write
OUTV0 : OUTV0
bits : 2 - 2 (1 bit)
access : read-write
H-SW Control Circuit Register Buffer1 (Unit0)
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HSWMD1 : HSWMD1
bits : 0 - 1 (2 bit)
access : read-write
OUTV1 : OUTV1
bits : 2 - 2 (1 bit)
access : read-write
Timer Mode Register (Unit0)
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDCLK : TDCLK
bits : 0 - 3 (4 bit)
access : read-write
TDCLE : TDCLE
bits : 4 - 4 (1 bit)
access : read-write
TDIV0 : TDIV0
bits : 6 - 6 (1 bit)
access : read-write
TDIV1 : TDIV1
bits : 7 - 7 (1 bit)
access : read-write
DMA Request Enable Register (Unit0)
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DMAEN : DMAEN
bits : 0 - 0 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.