\n
address_offset : 0x0 Bytes (0x0)
size : 0x14 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x100 Bytes (0x0)
size : 0x14 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x3C Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x14 Bytes (0x0)
size : 0x28 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x44 Bytes (0x0)
size : 0x90 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0xD4 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xE4 Bytes (0x0)
size : 0x1C byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x114 Bytes (0x0)
size : 0x28 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x13C Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected
Timer Register0 (Unit1)
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDRG0 : TDRG0
bits : 0 - 15 (16 bit)
access : read-write
Timer Register4 (Unit1)
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDMDRT : TDMDRT
bits : 0 - 3 (4 bit)
access : read-write
TDRG4 : TDRG4
bits : 4 - 19 (16 bit)
access : read-write
DIR : DIR
bits : 31 - 31 (1 bit)
access : read-write
Compare Register0 (Unit1)
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPRG0 : CPRG0
bits : 0 - 15 (16 bit)
access : read-only
Compare Register1 (Unit1)
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPRG1 : CPRG1
bits : 0 - 15 (16 bit)
access : read-only
Compare Register2 (Unit1)
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPMDRT : CPMDRT
bits : 0 - 3 (4 bit)
access : read-only
CPRG2 : CPRG2
bits : 4 - 19 (16 bit)
access : read-only
DIR : DIR
bits : 31 - 31 (1 bit)
access : read-only
Compare Register3 (Unit1)
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPRG3 : CPRG3
bits : 0 - 15 (16 bit)
access : read-only
Compare Register4 (Unit1)
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CPMDRT : CPMDRT
bits : 0 - 3 (4 bit)
access : read-only
CPRG4 : CPRG4
bits : 4 - 19 (16 bit)
access : read-only
DIR : DIR
bits : 31 - 31 (1 bit)
access : read-only
H-SW Control Circuit Register (Unit1)
address_offset : 0x13C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
HSWMD0 : HSWMD0
bits : 0 - 1 (2 bit)
access : read-only
OUTV0 : OUTV0
bits : 2 - 2 (1 bit)
access : read-only
H-SW Control Circuit Register (Unit1)
address_offset : 0x140 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
HSWMD1 : HSWMD1
bits : 0 - 1 (2 bit)
access : read-only
OUTV1 : OUTV1
bits : 2 - 2 (1 bit)
access : read-only
H-SW Control Circuit Register Buffer0 (Unit1)
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HSWMD0 : HSWMD0
bits : 0 - 1 (2 bit)
access : read-write
OUTV0 : OUTV0
bits : 2 - 2 (1 bit)
access : read-write
Timer Register1 (Unit1)
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDRG1 : TDRG1
bits : 0 - 15 (16 bit)
access : read-write
H-SW Control Circuit Register Buffer1 (Unit1)
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HSWMD1 : HSWMD1
bits : 0 - 1 (2 bit)
access : read-write
OUTV1 : OUTV1
bits : 2 - 2 (1 bit)
access : read-write
Timer Register2 (Unit1)
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDMDRT : TDMDRT
bits : 0 - 3 (4 bit)
access : read-write
TDRG2 : TDRG2
bits : 4 - 19 (16 bit)
access : read-write
DIR : DIR
bits : 31 - 31 (1 bit)
access : read-write
Timer Register3 (Unit1)
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDRG3 : TDRG3
bits : 0 - 15 (16 bit)
access : read-write
Timer Run Register (Unit1)
address_offset : 0xD4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
TDRUN : TDRUN
bits : 0 - 0 (1 bit)
access : write-only
Timer Control Register (Unit1)
address_offset : 0xD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDISO : TDISO
bits : 0 - 1 (2 bit)
access : read-write
TDRDE : TDRDE
bits : 2 - 2 (1 bit)
access : read-write
TDMDPT10 : TDMDPT10
bits : 4 - 4 (1 bit)
access : read-write
TDMDCY10 : TDMDCY10
bits : 5 - 7 (3 bit)
access : read-write
TDMDPT11 : TDMDPT11
bits : 8 - 8 (1 bit)
access : read-write
TDMDCY11 : TDMDCY11
bits : 9 - 11 (3 bit)
access : read-write
Timer Mode Register (Unit1)
address_offset : 0xDC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDCLK : TDCLK
bits : 0 - 3 (4 bit)
access : read-write
TDCLE : TDCLE
bits : 4 - 4 (1 bit)
access : read-write
TDIV0 : TDIV0
bits : 6 - 6 (1 bit)
access : read-write
TDIV1 : TDIV1
bits : 7 - 7 (1 bit)
access : read-write
DMA Request Enable Register (Unit1)
address_offset : 0xE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DMAEN : DMAEN
bits : 0 - 0 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.