\n
address_offset : 0x0 Bytes (0x0)
size : 0x14 byte (0x0)
mem_usage : registers
protection : not protected
Port L Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0 : PL0
bits : 0 - 0 (1 bit)
access : read-write
PL1 : PL1
bits : 1 - 1 (1 bit)
access : read-write
PL2 : PL2
bits : 2 - 2 (1 bit)
access : read-write
PL3 : PL3
bits : 3 - 3 (1 bit)
access : read-write
PL4 : PL4
bits : 4 - 4 (1 bit)
access : read-write
PL5 : PL5
bits : 5 - 5 (1 bit)
access : read-write
PL6 : PL6
bits : 6 - 6 (1 bit)
access : read-write
PL7 : PL7
bits : 7 - 7 (1 bit)
access : read-write
Port L Function Register 3
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0F3 : PL0F3
bits : 0 - 0 (1 bit)
access : read-write
PL1F3 : PL1F3
bits : 1 - 1 (1 bit)
access : read-write
PL2F3 : PL2F3
bits : 2 - 2 (1 bit)
access : read-write
PL3F3 : PL3F3
bits : 3 - 3 (1 bit)
access : read-write
Port L Output Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0C : PL0C
bits : 0 - 0 (1 bit)
access : read-write
PL1C : PL1C
bits : 1 - 1 (1 bit)
access : read-write
PL2C : PL2C
bits : 2 - 2 (1 bit)
access : read-write
PL3C : PL3C
bits : 3 - 3 (1 bit)
access : read-write
PL4C : PL4C
bits : 4 - 4 (1 bit)
access : read-write
PL5C : PL5C
bits : 5 - 5 (1 bit)
access : read-write
PL6C : PL6C
bits : 6 - 6 (1 bit)
access : read-write
PL7C : PL7C
bits : 7 - 7 (1 bit)
access : read-write
Port L Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0F1 : PL0F1
bits : 0 - 0 (1 bit)
access : read-write
PL1F1 : PL1F1
bits : 1 - 1 (1 bit)
access : read-write
PL2F1 : PL2F1
bits : 2 - 2 (1 bit)
access : read-write
PL3F1 : PL3F1
bits : 3 - 3 (1 bit)
access : read-write
PL4F1 : PL4F1
bits : 4 - 4 (1 bit)
access : read-write
PL5F1 : PL5F1
bits : 5 - 5 (1 bit)
access : read-write
PL6F1 : PL6F1
bits : 6 - 6 (1 bit)
access : read-write
PL7F1 : PL7F1
bits : 7 - 7 (1 bit)
access : read-write
Port L Function Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0F2 : PL0F2
bits : 0 - 0 (1 bit)
access : read-write
PL1F2 : PL1F2
bits : 1 - 1 (1 bit)
access : read-write
PL2F2 : PL2F2
bits : 2 - 2 (1 bit)
access : read-write
PL3F2 : PL3F2
bits : 3 - 3 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.