\n
address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x30 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x1 Bytes (0x0)
size : 0x1F byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x20 Bytes (0x0)
size : 0x3 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x23 Bytes (0x0)
size : 0xD byte (0x0)
mem_usage : reserved
protection : not protected
Non makeable Interrupt Control(A) 00
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only
INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only
Interrupu Mode Control Register(A) 00
address_offset : 0x20 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write
INTMODE : INTMODE
bits : 1 - 3 (3 bit)
access : read-write
INTPFLG : INTPFLG
bits : 4 - 4 (1 bit)
access : read-only
INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only
INTPCLR : INTPCLR
bits : 6 - 6 (1 bit)
access : write-only
INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only
Interrupu Mode Control Register(A) 01
address_offset : 0x21 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write
INTMODE : INTMODE
bits : 1 - 3 (3 bit)
access : read-write
INTPFLG : INTPFLG
bits : 4 - 4 (1 bit)
access : read-only
INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only
INTPCLR : INTPCLR
bits : 6 - 6 (1 bit)
access : write-only
INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only
Interrupu Mode Control Register(A) 02
address_offset : 0x22 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write
INTMODE : INTMODE
bits : 1 - 3 (3 bit)
access : read-write
INTPFLG : INTPFLG
bits : 4 - 4 (1 bit)
access : read-only
INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only
INTPCLR : INTPCLR
bits : 6 - 6 (1 bit)
access : write-only
INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only
Interrupu Mode Control Register(A) 16
address_offset : 0x30 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write
INTPFLG : INTPFLG
bits : 4 - 4 (1 bit)
access : read-only
INTPCLR : INTPCLR
bits : 6 - 6 (1 bit)
access : write-only
Interrupu Mode Control Register(A) 17
address_offset : 0x31 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write
INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only
INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.