\n
address_offset : 0x0 Bytes (0x0)
size : 0x28 byte (0x0)
mem_usage : registers
protection : not protected
UART Software reset register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SWRST : SWRST
bits : 0 - 1 (2 bit)
access : write-only
SWRSTF : SWRSTF
bits : 7 - 7 (1 bit)
access : read-only
UART Baud rate register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BRN : BRN
bits : 0 - 15 (16 bit)
access : read-write
BRK : BRK
bits : 16 - 21 (6 bit)
access : read-write
KEN : KEN
bits : 23 - 23 (1 bit)
access : read-write
UART Transfer enable register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RXE : RXE
bits : 0 - 0 (1 bit)
access : read-write
TXE : TXE
bits : 1 - 1 (1 bit)
access : read-write
TXTRG : TXTRG
bits : 2 - 2 (1 bit)
access : read-write
BK : BK
bits : 3 - 3 (1 bit)
access : read-write
UART Data register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DR : DR
bits : 0 - 8 (9 bit)
access : read-write
BERR : BERR
bits : 16 - 16 (1 bit)
access : read-only
FERR : FERR
bits : 17 - 17 (1 bit)
access : read-only
PERR : PERR
bits : 18 - 18 (1 bit)
access : read-only
UART Status register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RLVL : RLVL
bits : 0 - 3 (4 bit)
access : read-only
RXFF : RXFF
bits : 5 - 5 (1 bit)
access : read-write
RXEND : RXEND
bits : 6 - 6 (1 bit)
access : read-write
RXRUN : RXRUN
bits : 7 - 7 (1 bit)
access : read-only
TLVL : TLVL
bits : 8 - 11 (4 bit)
access : read-only
TXFF : TXFF
bits : 13 - 13 (1 bit)
access : read-write
TXEND : TXEND
bits : 14 - 14 (1 bit)
access : read-write
TXRUN : TXRUN
bits : 15 - 15 (1 bit)
access : read-only
SUE : SUE
bits : 31 - 31 (1 bit)
access : read-only
UART FIFO Clear register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RFCLR : RFCLR
bits : 0 - 0 (1 bit)
access : write-only
TFCLR : TFCLR
bits : 1 - 1 (1 bit)
access : write-only
UART Error register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BERR : BERR
bits : 0 - 0 (1 bit)
access : read-write
FERR : FERR
bits : 1 - 1 (1 bit)
access : read-write
PERR : PERR
bits : 2 - 2 (1 bit)
access : read-write
OVRERR : OVRERR
bits : 3 - 3 (1 bit)
access : read-write
TRGERR : TRGERR
bits : 4 - 4 (1 bit)
access : read-write
UART Control register 0
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SM : SM
bits : 0 - 1 (2 bit)
access : read-write
PE : PE
bits : 2 - 2 (1 bit)
access : read-write
EVEN : EVEN
bits : 3 - 3 (1 bit)
access : read-write
SBLEN : SBLEN
bits : 4 - 4 (1 bit)
access : read-write
DIR : DIR
bits : 5 - 5 (1 bit)
access : read-write
IV : IV
bits : 6 - 6 (1 bit)
access : read-write
WU : WU
bits : 8 - 8 (1 bit)
access : read-write
RTSE : RTSE
bits : 9 - 9 (1 bit)
access : read-write
CTSE : CTSE
bits : 10 - 10 (1 bit)
access : read-write
NF : NF
bits : 12 - 14 (3 bit)
access : read-write
LPB : LPB
bits : 15 - 15 (1 bit)
access : read-write
HBSEN : HBSEN
bits : 16 - 16 (1 bit)
access : read-write
HBSMD : HBSMD
bits : 17 - 17 (1 bit)
access : read-write
HBSST : HBSST
bits : 18 - 18 (1 bit)
access : read-write
UART Control register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DMARE : DMARE
bits : 0 - 0 (1 bit)
access : read-write
DMATE : DMATE
bits : 1 - 1 (1 bit)
access : read-write
INTERR : INTERR
bits : 2 - 2 (1 bit)
access : read-write
INTRXWE : INTRXWE
bits : 4 - 4 (1 bit)
access : read-write
INTRXFE : INTRXFE
bits : 5 - 5 (1 bit)
access : read-write
INTTXWE : INTTXWE
bits : 6 - 6 (1 bit)
access : read-write
INTTXFE : INTTXFE
bits : 7 - 7 (1 bit)
access : read-write
RIL : RIL
bits : 8 - 10 (3 bit)
access : read-write
TIL : TIL
bits : 12 - 14 (3 bit)
access : read-write
UART Clock Control register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRSEL : PRSEL
bits : 4 - 7 (4 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.