\n

IA

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x30 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x20 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x24 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x1 Bytes (0x0)
size : 0x1F byte (0x0)
mem_usage : reserved
protection : not protected

Registers

NIC00

IMC00

IMC01

IMC02

IMC03

IMC16

IMC17


NIC00

Non makeable Interrupt Control(A) 00
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

NIC00 NIC00 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INTNFLG INTNCLR

INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only

INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only


IMC00

Interrupu Mode Control Register(A) 00
address_offset : 0x20 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMC00 IMC00 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INTEN INTMODE INTPFLG INTNFLG INTPCLR INTNCLR

INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write

INTMODE : INTMODE
bits : 1 - 3 (3 bit)
access : read-write

INTPFLG : INTPFLG
bits : 4 - 4 (1 bit)
access : read-only

INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only

INTPCLR : INTPCLR
bits : 6 - 6 (1 bit)
access : write-only

INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only


IMC01

Interrupu Mode Control Register(A) 01
address_offset : 0x21 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMC01 IMC01 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INTEN INTMODE INTPFLG INTNFLG INTPCLR INTNCLR

INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write

INTMODE : INTMODE
bits : 1 - 3 (3 bit)
access : read-write

INTPFLG : INTPFLG
bits : 4 - 4 (1 bit)
access : read-only

INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only

INTPCLR : INTPCLR
bits : 6 - 6 (1 bit)
access : write-only

INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only


IMC02

Interrupu Mode Control Register(A) 02
address_offset : 0x22 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMC02 IMC02 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INTEN INTMODE INTPFLG INTNFLG INTPCLR INTNCLR

INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write

INTMODE : INTMODE
bits : 1 - 3 (3 bit)
access : read-write

INTPFLG : INTPFLG
bits : 4 - 4 (1 bit)
access : read-only

INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only

INTPCLR : INTPCLR
bits : 6 - 6 (1 bit)
access : write-only

INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only


IMC03

Interrupu Mode Control Register(A) 03
address_offset : 0x23 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMC03 IMC03 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INTEN INTMODE INTPFLG INTNFLG INTPCLR INTNCLR

INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write

INTMODE : INTMODE
bits : 1 - 3 (3 bit)
access : read-write

INTPFLG : INTPFLG
bits : 4 - 4 (1 bit)
access : read-only

INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only

INTPCLR : INTPCLR
bits : 6 - 6 (1 bit)
access : write-only

INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only


IMC16

Interrupu Mode Control Register(A) 16
address_offset : 0x30 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMC16 IMC16 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INTEN INTPFLG INTPCLR

INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write

INTPFLG : INTPFLG
bits : 4 - 4 (1 bit)
access : read-only

INTPCLR : INTPCLR
bits : 6 - 6 (1 bit)
access : write-only


IMC17

Interrupu Mode Control Register(A) 17
address_offset : 0x31 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMC17 IMC17 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INTEN INTNFLG INTNCLR

INTEN : INTEN
bits : 0 - 0 (1 bit)
access : read-write

INTNFLG : INTNFLG
bits : 5 - 5 (1 bit)
access : read-only

INTNCLR : INTNCLR
bits : 7 - 7 (1 bit)
access : write-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.